A. Amba and A. Axi, Protocol Specification, Feb. 2013. version ARM IHI 0022E

M. Benjamin, D. Geist, A. Hartman, G. Mas, and R. Smeets, A Study in Coverage- Driven Test Generation, Design Automation Conference, pp.970-975, 1999.

D. Champelovier, X. Clerc, H. Garavel, Y. Guerte, C. Mckinty et al., Reference manual of the LNT to LOTOS translator (version 6.1), 2014.

M. Chen and P. Mishra, Property Learning Techniques for Efficient Generation of Directed Tests, IEEE Transactions on Computers, vol.60, issue.6, pp.852-864, 2011.
DOI : 10.1109/TC.2011.49

M. Chen, X. Qin, H. Koo, and P. Mishra, System-Level Validation: High-Level Modeling and Directed Test Generation Techniques, 2013.
DOI : 10.1007/978-1-4614-1359-2

P. Crouzen and F. Lang, Smart Reduction, FASE, LNCS 6603, pp.111-126, 2011.
DOI : 10.1007/978-3-642-19811-3_9
URL : https://hal.archives-ouvertes.fr/inria-00572535

H. Garavel and F. Lang, SVL: A Scripting Language for Compositional Verification, pp.377-392, 2001.
DOI : 10.1007/0-306-47003-9_24
URL : https://hal.archives-ouvertes.fr/inria-00072396

H. Garavel, F. Lang, R. Mateescu, and W. Serwe, CADP 2011: a toolbox for the construction and analysis of distributed processes, International Journal on Software Tools for Technology Transfer, vol.1, issue.1/2, pp.89-107, 2013.
DOI : 10.1007/s10009-012-0244-z
URL : https://hal.archives-ouvertes.fr/hal-00715056

H. Garavel, C. Viho, and M. Zendri, System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation, STTT, vol.3, issue.3, pp.314-331, 2001.
URL : https://hal.archives-ouvertes.fr/inria-00072597

A. Gargantini and C. Heitmeyer, Using model checking to generate tests from requirements specifications, ACM SIGSOFT Software Engineering Notes, vol.24, issue.6, pp.146-162, 1999.
DOI : 10.1145/318774.318939

O. Guzey and L. Wang, Coverage-directed test generation through automatic constraint extraction, High Level Design Validation and Test Workshop, pp.151-158, 2007.

C. Jard and T. Jéron, TGV: theory, principles and algorithms, International Journal on Software Tools for Technology Transfer, vol.17, issue.4, pp.297-315, 2005.
DOI : 10.1007/s10009-004-0153-x
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1.4262

H. Kahlouche, C. Viho, and M. Zendri, An industrial experiment in automatic generation of executable test suites for a cache coherency protocol, Testing of Communicating Systems, pp.211-226, 1998.
DOI : 10.1007/978-0-387-35381-4_13

H. Koo, P. Mishra, J. Bhadra, and M. Abadir, Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study, Seventh International Workshop on Microprocessor Test and Verification (MTV'06), pp.33-36, 2006.
DOI : 10.1109/MTV.2006.10

A. Kriouile and W. Serwe, Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip, FMICS, pp.108-122, 2013.
DOI : 10.1007/978-3-642-41010-9_8
URL : https://hal.archives-ouvertes.fr/hal-00858521

R. Mateescu and D. Thivolle, A model checking language for concurrent valuepassing systems, In FM LNCS, vol.5014, pp.148-164, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00315312

D. A. Mathaikutty, S. K. Shukla, S. V. Kodakara, D. Lilja, and A. Dingankar, Design Fault Directed Test Generation for Microprocessor Validation, 2007 Design, Automation & Test in Europe Conference & Exhibition, pp.1-6, 2007.
DOI : 10.1109/DATE.2007.364687

P. Mishra and M. Chen, Efficient Techniques for Directed Test Generation Using Incremental Satisfiability, 2009 22nd International Conference on VLSI Design, pp.65-70, 2009.
DOI : 10.1109/VLSI.Design.2009.72

X. Qin and P. Mishra, Efficient directed test generation for validation of multicore architectures, 2011 12th International Symposium on Quality Electronic Design, pp.276-283, 2011.
DOI : 10.1109/ISQED.2011.5770737

H. Shen, W. Wei, Y. Chen, B. Chen, and Q. Guo, Coverage Directed Test Generation: Godson Experience, 2008 17th Asian Test Symposium, pp.321-326, 2008.
DOI : 10.1109/ATS.2008.42

A. Stevens, Introduction to AMBA 4 ACE. ARM whitepaper, 2011.

G. J. Tretmans, A formal approach to conformance testing, 1992.

R. J. Van-glabbeek and W. P. Weijland, Branching time and abstraction in bisimulation semantics, Journal of the ACM, vol.43, issue.3, pp.555-600, 1996.
DOI : 10.1145/233551.233556

J. Yuan, C. Pixley, A. Aziz, and K. Albin, A framework for constrained functional verification, Computer Aided Design, pp.142-145, 2003.