Skip to Main content Skip to Navigation
Reports

Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors

Abstract : We propose a software-based approach using dynamic voltage overscaling to reduce the energy consumption of HPC applications. This technique aggressively lowers the supply voltage below nominal voltage, which introduces timing errors, and we use ABFT to provide fault tolerance for matrix operations. We introduce a formal model for and design optimal polynomial-time solutions to execute a linear chain of tasks. Simulation results obtained for matrix multiplication demonstrate that our approach indeed leads to significant energy savings, compared to the standard algorithm that always operates at nominal voltage.
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

https://hal.inria.fr/hal-01121065
Contributor : Equipe Roma <>
Submitted on : Friday, February 27, 2015 - 12:03:33 PM
Last modification on : Wednesday, November 20, 2019 - 3:18:11 AM
Long-term archiving on: : Friday, May 29, 2015 - 10:06:31 AM

File

RR-8682.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01121065, version 1

Citation

Aurélien Cavelan, Yves Robert, Hongyang Sun, Frédéric Vivien. Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors. [Research Report] RR-8682, INRIA. 2015. ⟨hal-01121065⟩

Share

Metrics

Record views

417

Files downloads

488