Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors

Abstract : We propose a software-based approach using dynamic voltage overscaling to reduce the energy consumption of HPC applications. This technique aggressively lowers the supply voltage below nominal voltage, which introduces timing errors, and we use ABFT to provide fault tolerance for matrix operations. We introduce a formal model for and design optimal polynomial-time solutions to execute a linear chain of tasks. Simulation results obtained for matrix multiplication demonstrate that our approach indeed leads to significant energy savings, compared to the standard algorithm that always operates at nominal voltage.
Type de document :
Rapport
[Research Report] RR-8682, INRIA. 2015
Liste complète des métadonnées

Littérature citée [10 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01121065
Contributeur : Equipe Roma <>
Soumis le : vendredi 27 février 2015 - 12:03:33
Dernière modification le : samedi 17 septembre 2016 - 01:36:45
Document(s) archivé(s) le : vendredi 29 mai 2015 - 10:06:31

Fichier

RR-8682.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01121065, version 1

Collections

Citation

Aurélien Cavelan, Yves Robert, Hongyang Sun, Frédéric Vivien. Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors. [Research Report] RR-8682, INRIA. 2015. 〈hal-01121065〉

Partager

Métriques

Consultations de
la notice

261

Téléchargements du document

176