FPGA-based many-core System-on-Chip design

Mouna Baklouti 1 Philippe Marquet 2 Jean-Luc Dekeyser 2 Mohamed Abid 1
2 DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages
Inria Lille - Nord Europe, CRIStAL - Centre de Recherche en Informatique, Signal et Automatique de Lille (CRIStAL) - UMR 9189
Abstract : Massively parallel architectures are proposed as a promising solution to speed up data-intensive applications and provide the required computational power. In particular, Single Instruction Multiple Data (SIMD) many-core architec-tures have been adopted for multimedia and signal processing applications with massive amounts of data parallelism where both performance and flexible programmability are important metrics. However, this class of processors has faced many challenges due to its increasing fabrication cost and design complexity. Moreover, the increasing gap between design productivity and chip complexity requires new design methods. Nowadays, the recent evolution of silicon integration technology, on the one hand, and the wide usage of reusable Intellectual Property (IP) cores and FPGAs (Field Pro-grammable Gate Arrays), on the other hand, are attractive solutions to meet these challenges and reduce the time-to-market. The objective of this work is to study the performances of massively parallel SIMD on-chip architectures
Type de document :
Article dans une revue
Microprocessors and Microsystems: Embedded Hardware Design (MICPRO), Elsevier, 2015, pp.38. 〈10.1016/j.micpro.2015.03.007〉
Liste complète des métadonnées

Littérature citée [36 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01144977
Contributeur : Pal Dream <>
Soumis le : jeudi 23 avril 2015 - 12:03:04
Dernière modification le : vendredi 6 juillet 2018 - 23:48:03
Document(s) archivé(s) le : lundi 14 septembre 2015 - 12:41:20

Fichier

elsarticle-template-num.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Citation

Mouna Baklouti, Philippe Marquet, Jean-Luc Dekeyser, Mohamed Abid. FPGA-based many-core System-on-Chip design. Microprocessors and Microsystems: Embedded Hardware Design (MICPRO), Elsevier, 2015, pp.38. 〈10.1016/j.micpro.2015.03.007〉. 〈hal-01144977〉

Partager

Métriques

Consultations de la notice

273

Téléchargements de fichiers

1058