Bee+Cl@k: An implementation of latticebased array contraction in the source-to-source translator Rose, ACM Conf. on Languages , Compilers, and Tools for Embedded Systems (LCTES'07), 2007. ,
Optimizing remote accesses for ofoaded kernels: Application to high-level synthesis for fpga, ACM SIGDA Intl. Conference on Design, Automation and Test in Europe (DATE), 2013. ,
Fpga-specic synthesis of loop-nests with pipeline computational cores, Microprocessors and Microsystems, 2012. ,
Scanning polyhedra without Do-loops, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192), p.49, 1998. ,
DOI : 10.1109/PACT.1998.727127
URL : https://hal.archives-ouvertes.fr/inria-00564990
Designing custom arithmetic data paths with opoco, IEEE Design and Test, 2011. ,
UPC: Distributed Shared Memory Programming, 2005. ,
DOI : 10.1002/0471478369
Scalable and Structured Scheduling, International Journal of Parallel Programming, vol.28, issue.6, p.459487, 2006. ,
DOI : 10.1007/s10766-006-0011-4
The Polyhedron Model, 2011. ,
The semantics of simple language for parallel programming, IFIP Congress 74, p.471475, 1974. ,
Co-array fortran for parallel programming, SIGPLAN Fortran Forum, vol.17, issue.2, p.131, 1998. ,
Openstream: Expressiveness and data-ow compilation of openmp streaming programs, ACM Trans. Archit. Code Optim, vol.9153, issue.4, p.5325, 2013. ,
Compiling Nested Loop Programs to Process Networks, 2007. ,
DOI : 10.1145/1023833.1023864
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.5773
Handbook of Signal Processing Systems, Polyhedral Process Networks, p.931965, 2010. ,
Inovallée 655 avenue de l'Europe Montbonnot 38334 Saint Ismier Cedex Publisher Inria Domaine de Voluceau -Rocquencourt BP 105 -78153 Le Chesnay Cedex inria, pp.249-6399 ,