Software synthesis from dataflow graphs, 1996. ,
DOI : 10.1007/978-1-4613-1389-2
BPDF: A statically analyzable dataflow model with integer and boolean parameters, 2013 Proceedings of the International Conference on Embedded Software (EMSOFT), pp.1-310, 2013. ,
DOI : 10.1109/EMSOFT.2013.6658581
URL : https://hal.archives-ouvertes.fr/hal-00923672
Boolean Parametric Data Flow: Modeling -Analysis -Implementation, 2015. ,
Parameterized dataflow modeling for DSP systems, IEEE Transactions on Signal Processing, vol.49, issue.10, pp.2408-2421, 2001. ,
DOI : 10.1109/78.950795
Periodic schedules for Cyclo-Static Dataflow, The 11th IEEE Symposium on Embedded Systems for Real-time Multimedia, pp.105-114, 2013. ,
DOI : 10.1109/ESTIMedia.2013.6704509
URL : https://hal.archives-ouvertes.fr/hal-00880646
Parametric throughput analysis of scenario-aware dataflow graphs, 2012 IEEE 30th International Conference on Computer Design (ICCD), pp.219-226, 2012. ,
DOI : 10.1109/ICCD.2012.6378644
First version of a data flow procedure language, Programming Symposium Proceedings Colloque sur la programmation, pp.362-376, 1974. ,
DOI : 10.1007/3-540-06859-7_145
PiMM: Parameterized and Interfaced dataflow Meta-Model for MPSoCs runtime reconfiguration, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp.41-48, 2013. ,
DOI : 10.1109/SAMOS.2013.6621104
URL : https://hal.archives-ouvertes.fr/hal-00877492
SPDF: A schedulable parametric data-flow MoC, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.769-774, 2012. ,
DOI : 10.1109/DATE.2012.6176572
URL : https://hal.archives-ouvertes.fr/hal-00744376
Synchronous dataflow scenarios, ACM Transactions on Embedded Computing Systems, vol.10, issue.2, pp.1-1631, 2011. ,
DOI : 10.1145/1880050.1880052
Parametric throughput analysis of synchronous data flow graphs, Proceedings of the Conference on Design, Automation and Test in Europe, pp.116-121, 2008. ,
Latency Minimization for Synchronous Data Flow Graphs, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007), pp.189-196, 2007. ,
DOI : 10.1109/DSD.2007.4341468
The semantics of a simple language for parallel programming, IFIP Congress, pp.471-475, 1974. ,
Multimedia Multiprocessor Systems: Analysis, Design and Management, 2011. ,
DOI : 10.1007/978-94-007-0083-3
Synchronous data flow, Proceedings of the IEEE, pp.1235-1245, 1987. ,
DOI : 10.1109/PROC.1987.13876
Buffer Sizing for Rate-Optimal Single-Rate Data-Flow Scheduling Revisited, IEEE Transactions on Computers, vol.59, issue.2, pp.188-201, 2010. ,
DOI : 10.1109/TC.2009.155
A DVFS based HEVC decoder for energy-efficient software implementation on embedded processors, 2015 IEEE International Conference on Multimedia and Expo (ICME), pp.1-6, 2015. ,
DOI : 10.1109/ICME.2015.7177406
URL : https://hal.archives-ouvertes.fr/hal-01184630
Worst-cas throughput analysis for parametric rate and parametric actor execution time scenario-aware dataflow graphs, Proceedings of the 1st International Workshop on Synthesis of Continuous Parameters, pp.65-79, 2014. ,
Parametrized dataflow scenarios, 2015 International Conference on Embedded Software (EMSOFT), pp.95-104, 2015. ,
DOI : 10.1109/EMSOFT.2015.7318264
Embedded multiprocessors: scheduling and synchronization, 2000. ,
DOI : 10.1201/9781420048025
Throughputconstrained DVFS for scenario-aware dataflow graphs, Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium, pp.175-184, 2013. ,
Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.899-904, 2006. ,
DOI : 10.1145/1146909.1147138
SDF^3: SDF For Free, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), pp.276-278, 2006. ,
DOI : 10.1109/ACSD.2006.23
An empirical characterization of stream programs and its implications for language and compiler design, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10, pp.365-376, 2010. ,
DOI : 10.1145/1854273.1854319