Full Hardware Implementation of Short Addition Chains Recoding for ECC Scalar Multiplication

Abstract : Ensuring uniform computation profiles is an efficient protection against some side channel attacks (SCA) in embedded systems. Typical elliptic curve cryptography (ECC) scalar multiplication methods use two point operations (addition and doubling) scheduled according to secret scalar digits. Euclidean addition chains (EAC) offer a natural SCA protection since only one point operation is used. Computing short EACs is considered as a very costly operation and no hardware implementation has been reported yet. We designed an hardware recoding unit for short EACs which works concurrently to scalar multiplication. It has been integrated in an in-house ECC processor on various FPGAs. The implementation results show similar computation times compared to non-protected solutions, and faster ones compared to typical protected solutions (e. g. 18 % speed-up over 192 b Montgomery ladder).
Type de document :
Communication dans un congrès
Compas: Conférence d’informatique en Parallélisme, Architecture et Système, Jun 2015, Lille, France. <http://compas15.lifl.fr/>
Liste complète des métadonnées


https://hal.inria.fr/hal-01171095
Contributeur : Arnaud Tisserand <>
Soumis le : jeudi 2 juillet 2015 - 18:45:51
Dernière modification le : vendredi 17 février 2017 - 16:11:24
Document(s) archivé(s) le : mardi 25 avril 2017 - 22:19:28

Fichier

paper_34.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01171095, version 1

Citation

Julien Proy, Nicolas Veyrat-Charvillon, Arnaud Tisserand, Nicolas Méloni. Full Hardware Implementation of Short Addition Chains Recoding for ECC Scalar Multiplication. Compas: Conférence d’informatique en Parallélisme, Architecture et Système, Jun 2015, Lille, France. <http://compas15.lifl.fr/>. <hal-01171095>

Partager

Métriques

Consultations de
la notice

340

Téléchargements du document

272