R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem???overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, pp.1-36, 2008.
DOI : 10.1145/1347375.1347389

H. Li, I. Puaut, and E. Rohou, Traceability of Flow Information, Proceedings of the 22nd International Conference on Real-Time Networks and Systems, RTNS '14, 2014.
DOI : 10.1145/2659787.2659805
URL : https://hal.archives-ouvertes.fr/hal-01072138

Y. S. Li and S. Malik, Performance analysis of embedded software using implicit path enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.16, issue.12, pp.1477-1487, 1997.
DOI : 10.1109/43.664229

D. Naishlos, Autovectorization in GCC, Proceedings of the 2004 GCC Developers Summit, pp.105-118, 2004.

E. Rohou, K. Williams, and D. Yuste, Vectorization technology to improve interpreter performance, ACM Transactions on Architecture and Code Optimization, vol.9, issue.4, pp.1-2622, 2013.
DOI : 10.1145/2400682.2400685
URL : https://hal.archives-ouvertes.fr/hal-00747072

S. Larsen and S. Amarasinghe, Exploiting superword level parallelism with multimedia instruction sets, 2000.
DOI : 10.1145/358438.349320
URL : http://cag.lcs.mit.edu/commit/papers/00/SLarsen-SM.pdf

C. Lattner and V. Adve, LLVM: A compilation framework for lifelong program analysis & transformation, International Symposium on Code Generation and Optimization, 2004. CGO 2004., pp.75-88, 2004.
DOI : 10.1109/CGO.2004.1281665

J. Zwirchmayr, A. Bonenfant, M. De-michiel, H. Cassé, L. Kovacs et al., FFX: A Portable WCET Annotation Language, Int'l Conference on Real-Time and Network Systems (RTNS), 2012, pp.91-100

A. Colin and I. Puaut, Worst case execution time analysis for a processor with branch prediction, Real-Time Systems, vol.18, issue.2/3, pp.249-274, 2000.
DOI : 10.1023/A:1008149332687

C. Ballabriga, H. Cass, C. Rochange, and P. Sainrat, Otawa: An open toolbox for adaptive wcet analysis, " in Software Technologies for Embedded and Ubiquitous Systems, ser. Lecture Notes in Computer Science, pp.35-46, 2010.

D. Callahan, J. Dongarra, and D. Levine, Vectorizing compilers: a test suite and results, Proceedings. SUPERCOMPUTING '88, pp.98-105, 1988.
DOI : 10.1109/SUPERC.1988.44642

L. Emurian, A. Raghavan, L. Shao, J. M. Rosen, M. Papaefthymiou et al., Pitfalls of accurately benchmarking thermally adaptive chips, Workshop on Duplicating, Deconstructing, and Debunking (WDDD), 2014.

J. Engblom, A. Ermedahl, and P. Altenbernd, Facilitating worst-case execution times analysis for optimized code, Proceeding. 10th EUROMICRO Workshop on Real-Time Systems (Cat. No.98EX168), pp.146-153, 1998.
DOI : 10.1109/EMWRTS.1998.685079
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.42.1068

R. Kirner, Extending optimising compilation to support worst-case execution time analysis, 2003.

R. Kirner, P. Puschner, and A. Prantl, Transforming flow information during code optimization for timing analysis, Real-Time Systems, vol.24, issue.5, pp.72-105, 2010.
DOI : 10.1007/s11241-010-9091-8

M. Schordan, Source-to-source analysis with SATIrE -an example revisited, Scalable Program Analysis, ser. Dagstuhl Seminar Proceedings , no. 08161. Dagstuhl, Germany: Schloss Dagstuhl -Leibniz- Zentrum fuer Informatik, 2008.

G. Barany and A. Prantl, Source-Level Support for Timing Analysis, Conference on Leveraging Applications of Formal Methods, Verification , and Validation, pp.434-448, 2010.
DOI : 10.1007/978-3-642-16561-0_40

P. Raymond, C. Maiza, C. Parent-vigouroux, and F. Carrier, Timing analysis enhancement for synchronous program, Int'l Conference on Real-Time and Network Systems (RTNS), pp.141-150, 2013.

B. Huber, D. Prokesch, and P. Puschner, Combined WCET analysis of bitcode and machine code using control-flow relation graphs, Conference on Languages, Compilers and Tools for Embedded Systems (LCTES), pp.163-172, 2013.

S. Maleki, Y. Gao, M. J. Garzaran, T. Wong, and D. A. Padua, An Evaluation of Vectorizing Compilers, 2011 International Conference on Parallel Architectures and Compilation Techniques, pp.372-382, 2011.
DOI : 10.1109/PACT.2011.68