Combining WS1S and HOL, Frontiers of Combining Systems, vol.2, pp.39-56, 1998. ,
Fiacre: an intermediate language for model verification in the TOPCASED environment, ERTS, pp.1-8, 2008. ,
URL : https://hal.archives-ouvertes.fr/inria-00262442
A Survey of Hybrid Techniques for Functional Verification, IEEE Design & Test of Computers, vol.24, issue.2, pp.112-122, 2007. ,
DOI : 10.1109/MDT.2007.30
Aligning SysML with the B method to provide V&V for systems engineering, Proceedings of the Workshop on Model-Driven Engineering, Verification and Validation, MoDeVVa '12, pp.11-16, 2012. ,
DOI : 10.1145/2427376.2427379
URL : https://hal.archives-ouvertes.fr/hal-00741134
NuSMV 2: An OpenSource Tool for Symbolic Model Checking, Computer Aided Verification, pp.359-364, 2002. ,
DOI : 10.1007/3-540-45657-0_29
Integrating formal program verification with testing, Proceedings of the Embedded Real Time Software and Systems Conference, ERTS, pp.1-11, 2012. ,
A parametric analysis of the state-explosion problem in model checking, Journal of Computer and System Sciences, vol.72, issue.4, pp.547-575, 2006. ,
DOI : 10.1016/j.jcss.2005.11.003
A Pragmatic View of Formal Methods: the Hi-Lite Project, Advances in Systems Safety, pp.233-248, 2011. ,
DOI : 10.1007/978-0-85729-133-2_14
Unifying verification and validation techniques: relating behavior and properties through partial evidence, Proceedings of the FSE/SDP workshop on Future of software engineering research (FoSER '10), pp.93-97, 2010. ,
Run-time efficient probabilistic model checking, Proceeding of the 33rd international conference on Software engineering, ICSE '11, pp.341-350, 2011. ,
DOI : 10.1145/1985793.1985840
DyTa, Proceeding of the 33rd international conference on Software engineering, ICSE '11, pp.992-994, 2011. ,
DOI : 10.1145/1985793.1985971
A Proposed Interface Logic for Verification Environments, 1991. ,
On model subtyping. Modelling Foundations and Applications, pp.400-415, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-00726399
Osnat Weissberg, and Limor Fix. A hybrid verification approach: Getting deep into the design, Design Automation Conference Proceedings. 39th, pp.111-116, 2002. ,
A simple theorem prover based on symbolic trajectory evaluation and BDD's. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.14, issue.4, pp.413-422, 1995. ,
Bridging the chasm between MDE and the world of compilation. Software & Systems Modeling, pp.581-597, 2012. ,
Linking BDD-based symbolic evaluation to interactive theorem-proving, Proceedings of the 30th international Design Automation Conference, pp.469-474, 1993. ,
Uppaal in a nutshell, International Journal on Software Tools for Technology Transfer, vol.1, issue.1-2, pp.134-152, 1997. ,
DOI : 10.1007/s100090050010
Testing or Formal Verification: DO-178C Alternatives and Industrial Experience, IEEE Software, vol.30, issue.3, pp.1-18, 2013. ,
DOI : 10.1109/MS.2013.43
An industrially effective environment for formal hardware verification. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.24, issue.9, pp.1381-1405, 2005. ,
DOI : 10.1109/tcad.2005.850814
URL : https://ora.ox.ac.uk/objects/uuid:383e6b56-5ad6-475f-9b6c-fb98730eeb09/datastreams/ATTACHMENT01
Using Decision Procedures with a Higher-Order Logic, Theorem proving in higher order logics, pp.5-26, 2001. ,
DOI : 10.1007/3-540-44755-5_3
On model typing. Software & Systems Modeling, pp.401-413, 2007. ,
URL : https://hal.archives-ouvertes.fr/inria-00477547
The hidden models of model checking. Software & Systems Modeling, pp.541-555, 2012. ,
Palus, Proceeding of the 33rd international conference on Software engineering, ICSE '11, pp.1182-1184, 2011. ,
DOI : 10.1145/1985793.1986036