Logical Clock Constraint Specification in PVS

Abstract : The Clock Constraint Specification Language (CCSL), first introduced as a companion language for Modeling and Analysis of Real-Time and Embedded systems (MARTE), has now evolved beyond the time specification of MARTE, and has become a full-fledged domain specific modeling language widely used in many domains. This report demonstrates the encoded PVS (Prototype Verification System) theories for interpreting clock relation and clock expression based on schedules as a sequence of clock set. In order to ensure the correctness of the encodings, we prove some interesting properties about the clock constraint. Finally, we give an example to illustrate the approach.
Document type :
Reports
Complete list of metadatas

Cited literature [11 references]  Display  Hide  Download

https://hal.inria.fr/hal-01192839
Contributor : Team Kairos <>
Submitted on : Thursday, September 3, 2015 - 4:24:57 PM
Last modification on : Tuesday, June 11, 2019 - 10:14:02 AM
Long-term archiving on : Friday, December 4, 2015 - 11:55:36 AM

File

RR-8748.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01192839, version 1

Collections

Citation

Qingguo Xu, Robert de Simone, Julien Deantoni. Logical Clock Constraint Specification in PVS. [Research Report] 8748, Inria Sophia Antipolis. 2015, pp.11. ⟨hal-01192839⟩

Share

Metrics

Record views

294

Files downloads

142