Modeling Time(s), presented at the Proceedings of the 10th international conference on Model Driven Engineering Languages and Systems, 2007. ,
DOI : 10.1007/978-3-540-75209-7_38
Syntax and Semantics of the Clock Constraint Specification Language (CCSL)," Inria I3S Sophia Antipolis 15, 2009. ,
TimeSquare: Treat Your Models with Logical Time, Objects, pp.34-41, 2012. ,
DOI : 10.1007/978-3-642-30561-0_4
URL : https://hal.archives-ouvertes.fr/hal-00688590
State-based representation of CCSL operators, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-00846684
Abstract Datatypes in PVS, 1993. ,
CCSL denotational semantics," Inria I3S Sophia Antipolis 13, 2014. ,
The PVS Prelude Library, 2003. ,
Flow latency analysis with the architecture analysis and design language (AADL), CMU Technical Note CMU, 2007. ,
Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL, 2011 Eighteenth International Symposium on Temporal Representation and Reasoning, pp.141-148, 2011. ,
DOI : 10.1109/TIME.2011.10
URL : https://hal.archives-ouvertes.fr/inria-00540738
Boundness Issues in CCSL Specifications, ICFEM 2013 -15th International Conference on Formal Engineering Methods, pp.20-35, 2013. ,
DOI : 10.1007/978-3-642-41202-8_3
URL : https://hal.archives-ouvertes.fr/hal-00877598
Safe CCSL Specifications and Marked Graphs, MEMOCODE -11th IEEE/ACM International Conference on Formal Methods and Models for Codesign, pp.157-166, 2013. ,
DOI : 10.1007/978-3-642-41202-8_3
URL : https://hal.archives-ouvertes.fr/hal-00913962