TABARNAC: Visualizing and Resolving Memory Access Issues on NUMA Architectures

Abstract : In modern parallel architectures, memory accesses represent a common bottleneck. Thus, optimizing the way applications access the memory is an important way to improve performance and energy consumption. Memory accesses are even more important with NUMA machines, as the access time to data depends on its location in the memory. Many efforts were made to develop adaptive tools to improve memory accesses at the runtime by optimizing the mapping of data and threads to NUMA nodes. However, theses tools are not able to change the memory access pattern of the original application, therefore a code written without considering memory performance might not benefit from them. Moreover, automatic mapping tools take time to converge towards the best mapping, losing optimization opportunities. A deeper understanding of the memory behavior can help optimizing it, removing the need for runtime analysis. In this paper, we present TABARNAC , a tool for analyzing the memory behavior of parallel applications with a focus on NUMA architectures. TABARNAC provides a new visualization of the memory access behavior, focusing on the distribution of accesses by thread and by structure. Such visualization allows the developer to easily understand why performance issues occur and how to fix them. Using TABARNAC , we explain why some applications do not benefit from data and thread mapping. Moreover, we propose several code modifications to improve the memory access behavior of several parallel applications. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit
Type de document :
Communication dans un congrès
Visual Performance Analysis (VPA), 2015 Second Workshop on, Nov 2015, Austin, Texas, United States. 〈10.1145/2835238.2835239〉
Liste complète des métadonnées

Littérature citée [32 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01221146
Contributeur : David Beniamine <>
Soumis le : mardi 27 octobre 2015 - 14:52:57
Dernière modification le : jeudi 11 janvier 2018 - 01:48:47
Document(s) archivé(s) le : jeudi 28 janvier 2016 - 11:00:53

Fichier

tabarnac.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

Collections

Citation

David Beniamine, Matthias Diener, Guillaume Huard, Philippe Olivier Alexandre Navaux. TABARNAC: Visualizing and Resolving Memory Access Issues on NUMA Architectures. Visual Performance Analysis (VPA), 2015 Second Workshop on, Nov 2015, Austin, Texas, United States. 〈10.1145/2835238.2835239〉. 〈hal-01221146〉

Partager

Métriques

Consultations de la notice

146

Téléchargements de fichiers

227