High performance cache replacement using re-reference interval prediction (RRIP), ISCA, 2010. ,
The evicted-address filter, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, PACT '12 ,
DOI : 10.1145/2370816.2370868
Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, PACT '08, 2008. ,
DOI : 10.1145/1454115.1454145
Adaptive insertion policies for high performance caching, ISCA, 2007. ,
SHiP, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11 ,
DOI : 10.1145/2155620.2155671
URL : https://hal.archives-ouvertes.fr/hal-01314834
Utility-Based Cache Partitioning: A Low- Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, 2006. ,
Virtual private caches, ISCA, 2007. ,
PIPP: promotion/insertion pseudo-partitioning of multicore shared caches, ISCA, 2009. ,
CQoS, Proceedings of the 18th annual international conference on Supercomputing , ICS '04, 2004. ,
DOI : 10.1145/1006209.1006246
TimeCube: A manycore embedded processor with interference-agnostic progress tracking, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2013. ,
DOI : 10.1109/SAMOS.2013.6621127
Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, PACT '12 ,
DOI : 10.1145/2370816.2370860
A Dueling Segmented LRU Replacement Algorithm with Adaptive Bypassing, Joel Emer. JWAC 2010 -1st JILP Worshop on Computer Architecture Competitions: cache replacement Championship ,
URL : https://hal.archives-ouvertes.fr/inria-00492965
Hardware identification of cache conflict misses, MICRO, 1999. ,
Run-time cache bypassing, IEEE TC, 1999. ,
DOI : 10.1109/12.817393
The locality-aware adaptive cache coherence protocol, ISCA 2013 ,
Bypass and insertion algorithms for exclusive last-level caches, ISCA, 2011. ,
A data cache with multiple caching strategies tuned to different types of locality, ICS, 1995. ,
Cache replacement with dynamic exclusion, ISCA, 1992. ,
Behavioral Application- Dependent Superscalar Core model, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-00707346
Parallelism-Aware Batch Scheduling, ISCA, 2008. ,
DOI : 10.1145/1394608.1382128
Predicting Last-Touch References under Optimal Replacement, 2002. ,
Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, 2008 41st IEEE/ACM International Symposium on Microarchitecture, 2008. ,
DOI : 10.1109/MICRO.2008.4771793
Dead-block prediction & dead-block correlating prefetchers, ISCA, 2001. ,
An application-aware cache replacement policy for last-level caches, ARCS 2013 ,
Sampling Dead Block Prediction for Last-Level Caches, 2010. ,
Evaluation techniques for storage hierarchies, IBM Systems Journal, vol.9, issue.2, 1970. ,
DOI : 10.1147/sj.92.0078
Demystifying multicore throughput metrics, IEEE Computer Architecture Letters, vol.12, issue.2, 2013. ,
DOI : 10.1109/L-CA.2012.25
URL : https://hal.archives-ouvertes.fr/hal-00737044
A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture , MICRO 33, 2000. ,
DOI : 10.1145/360128.360134
Probabilistic shared cache management (PriSM), 2012. ,
Vantage: scalable and efficient fine-grain cache partitioning, ISCA, 2011. ,
Jigsaw: scalable software-defined caches, PACT 2013 ,
NUcache: An efficient multicore cache organization based on Next-Use distance, 2011 IEEE 17th International Symposium on High Performance Computer Architecture, 2011. ,
DOI : 10.1109/HPCA.2011.5749733
Cache replacement based on reuse-distance prediction, 2007 25th International Conference on Computer Design, 2007. ,
DOI : 10.1109/ICCD.2007.4601909
Counter-Based Cache Replacement and Bypassing Algorithms, IEEE Transactions on Computers, vol.57, issue.4, 2008. ,
DOI : 10.1109/TC.2007.70816
Fast modeling of shared caches in multicore systems, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, HiPEAC '11, 2011. ,
DOI : 10.1145/1944862.1944885
Accelerating multicore reuse distance analysis with sampling and parallelization, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10, 2010. ,
DOI : 10.1145/1854273.1854286
Balancing thoughput and fairness in SMT processors, 2001. ,