Skip to Main content Skip to Navigation
Conference papers

State machine flattening, a mapping study and tools assessment

Abstract : State machine formalisms equipped with hierarchy and parallelism allow to compactly model complex system behaviours. Such models can then be transformed into executable code or inputs for model-based testing and verification techniques. Generated artifacts are mostly flat descriptions of system behaviour. Flattening is thus an essential step of these transformations. To assess the importance of flattening, we have defined and applied a systematic mapping process and 30 publications were finally selected. However, it appeared that flattening is rarely the sole focus of the publications and that care devoted to the description and validation of flattening techniques varies greatly. Preliminary assessment of associated tool support indicated limited tool availability and scalability on challenging models. We see this initial investigation as a first step towards generic flattening techniques and scal-able tool support, cornerstones of reliable model-based behavioural development.
Document type :
Conference papers
Complete list of metadata

Cited literature [45 references]  Display  Hide  Download

https://hal.inria.fr/hal-01242787
Contributor : Fabrizio Biondi <>
Submitted on : Monday, December 14, 2015 - 10:00:27 AM
Last modification on : Wednesday, October 14, 2020 - 4:00:43 AM
Long-term archiving on: : Tuesday, March 15, 2016 - 11:31:55 AM

File

1403.5398.pdf
Files produced by the author(s)

Identifiers

Citation

Xavier Devroey, Gilles Perrouin, Maxime Cordy, Pierre-Yves Schobbens, Patrick Heymans, et al.. State machine flattening, a mapping study and tools assessment. 8th IEEE International Conference on Software Testing, Verification and Validation, Apr 2015, Graz, Austria. ⟨10.1109/ICSTW.2015.7107408⟩. ⟨hal-01242787⟩

Share

Metrics

Record views

776

Files downloads

1028