S. A. Cook, The complexity of theorem-proving procedures, Proceedings of the third annual ACM symposium on Theory of computing , STOC '71, pp.151-158, 1971.
DOI : 10.1145/800157.805047

C. Wolinski, K. Kuchcinski, and E. Raffin, Charot, ?Architecture-Driven Synthesis of Reconfigurable Cells?, 12th Euromicro Conference on Digital System Design, Architectures, pp.531-538, 2009.

S. O. Memik, G. Memik, and R. Jafari, Kursun, ?Global Resource Sharing for Synthesis of Control Data Flow Graphs on FPGAs?, Proceedings of the 40th Annual Design Automation Conference, pp.604-609, 2003.

N. Moreano, E. Borin, C. De-souza, and E. G. Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, issue.7, pp.969-980, 2005.
DOI : 10.1109/TCAD.2005.850844

P. Brisk, A. Kaplan, and E. M. Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.395-400, 2004.
DOI : 10.1145/996566.996679

Z. Huang, S. Malik, N. Moreano, and E. G. Araujo, The design of dynamically reconfigurable datapath coprocessors, ACM Transactions on Embedded Computing Systems, vol.3, issue.2, pp.361-384, 2004.
DOI : 10.1145/993396.993403

K. Kuchcinski, Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems, vol.8, issue.3, pp.355-383, 2003.
DOI : 10.1145/785411.785416

F. Duhem, F. Muller, and P. Lorenzini, FaRM: Fast Reconfiguration Manager for Reducing Reconfiguration Time Overhead on FPGA, Reconfigurable Computing: Architectures, Tools and Applications, pp.253-260, 2011.
DOI : 10.1007/978-3-642-19475-7_26
URL : https://hal.archives-ouvertes.fr/hal-00662158

R. Bonamy, H. Pham, S. Pillement, and D. Chillet, ?UPaRC?Ultra-fast power-aware reconfiguration controller?, Design, Automation &, Europe Conference & Exhibition (DATE), p.2012
DOI : 10.1109/date.2012.6176705

H. Pham, T. Van-cuong-nguyen, and . Nguyen, DDR2/DDR3-based ultra-rapid reconfiguration controller, 2012 Fourth International Conference on Communications and Electronics (ICCE), pp.6315949-2012
DOI : 10.1109/CCE.2012.6315949

I. Xilinx, \Logicore ip multi-port memory controller (mpmc)(ds643 v6, 2011.