JHDL-an HDL for reconfigurable systems, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251), pp.175-184, 1998. ,
DOI : 10.1109/FPGA.1998.707895
The synchronous languages 12 years later, Proceedings of the IEEE, vol.91, issue.1, 2003. ,
DOI : 10.1109/JPROC.2002.805826
Starting FORTH. Forth, 1980. ,
Readings in hardware/software co-design, 2002. ,
HoMade. available at https://sites.google.com/site ,
URL : https://hal.archives-ouvertes.fr/hal-01245800
GeCoS: A framework for prototyping custom hardware design flows, 2013 IEEE 13th International Working Conference on Source Code Analysis and Manipulation (SCAM), pp.100-105, 2013. ,
DOI : 10.1109/SCAM.2013.6648190
URL : https://hal.archives-ouvertes.fr/hal-00921370
Formal Semantics for VHDL, 1995. ,
DOI : 10.1007/978-1-4615-2237-9
A formal executable semantics of Verilog, Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), pp.179-188, 2010. ,
DOI : 10.1109/MEMCOD.2010.5558634
The Molen compiler for reconfigurable processors, ACM Transactions on Embedded Computing Systems, vol.6, issue.1, p.6, 2007. ,
DOI : 10.1145/1210268.1210274
Orcc, Proceedings of the 21st ACM international conference on Multimedia, MM '13, pp.863-866, 2013. ,
DOI : 10.1145/2502081.2502231
URL : https://hal.archives-ouvertes.fr/hal-01059858