R. Banakar, S. Steinke, B. Lee, M. Balakrishnan, and P. Marwedel, Scratchpad memory, Proceedings of the tenth international symposium on Hardware/software codesign , CODES '02, pp.73-78, 2002.
DOI : 10.1145/774789.774805

S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson, Eraser: a dynamic data race detector for multithreaded programs, ACM Transactions on Computer Systems, vol.15, issue.4, pp.391-411, 1997.
DOI : 10.1145/265924.265927

K. Havelund and T. Pressburger, Model checking JAVA programs using JAVA PathFinder, International Journal on Software Tools for Technology Transfer (STTT), vol.2, issue.4, pp.366-381, 2000.
DOI : 10.1007/s100090050043

F. Dabrowski and D. Pichardie, A Certified Data Race Analysis for a Java-like Language, Proc. of the 22nd int. conf. on Theorem Proving in Higher Order Logics, ser. TPHOLs '09, pp.212-227, 2009.
DOI : 10.1145/1146809.1146811
URL : https://hal.archives-ouvertes.fr/hal-00465547

M. Rinard, Analysis of Multithreaded Programs, Static Analysis, pp.1-19, 2001.
DOI : 10.1007/3-540-47764-0_1

P. Cuoq, F. Kirchner, N. Kosmatov, V. Prevosto, J. Signoles et al., Frama-C, Proc. of the 10th int. conf. on Software Engineering and Formal Methods, ser. SEFM'12, pp.233-247, 2012.
DOI : 10.1007/978-3-642-33826-7_16

T. Elmas, S. Qadeer, and S. Tasiran, Goldilocks: a race and transactionaware Java runtime, pp.245-255, 2007.

J. Huang, P. O. Meredith, and G. Rosu, Maximal sound predictive race detection with control flow abstraction, ACM SIGPLAN Notices, vol.49, issue.6, pp.337-348, 2014.
DOI : 10.1145/2666356.2594315

A. F. Donaldson, D. Kroening, and P. Rümmer, Automatic analysis of DMA races using model checking and k-induction, Formal Methods in System Design, vol.149, issue.1, pp.83-113, 2011.
DOI : 10.1007/s10703-011-0124-2

A. F. Donaldson, D. Kroening, and P. Rümmer, Scratch: a tool for automatic analysis of dma races, pp.311-312, 2011.

M. Kistler and D. Brokenshire, Detecting race conditions in asynchronous dma operations with full system simulation Symposium on Performance Analysis of Systems and Software, ser. ISPASS '11, Proceedings of the IEEE Inter, pp.207-215, 2011.

D. Melpignano, L. Benini, E. Flamand, B. Jego, T. Lepley et al., Platform 2012, a many-core computing accelerator for embedded SoCs, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.1137-1142, 2012.
DOI : 10.1145/2228360.2228568

S. Saidi, P. Tendulkar, T. Lepley, and O. Maler, Optimizing explicit data transfers for data parallel applications on the cell architecture, ACM Transactions on Architecture and Code Optimization, vol.8, issue.4, pp.1-3720, 2012.
DOI : 10.1145/2086696.2086716

S. Saidi, P. Tendulkar, T. Lepley, and O. Maler, Optimal 2D Data Partitioning for DMA Transfers on MPSoCs, 2012 15th Euromicro Conference on Digital System Design, pp.584-591, 2012.
DOI : 10.1109/DSD.2012.99