Time-redundancy transformations for adaptive fault-tolerant circuits

Dmitry Burlyaev 1 Pascal Fradet 1 Alain Girault 1
1 SPADES - Sound Programming of Adaptive Dependable Embedded Systems
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
Abstract : We present a novel logic-level circuit transformation technique for the automatic insertion of fault-tolerance properties. The transformations, based on time-redundancy, allow dynamic changes of the level of redundancy without interrupting the computation. The proposed concept of dynamic time redundancy permits adaptive circuits whose fault-tolerance properties can be “on-the-fly” traded-off for throughput. The approach is technologically independent and does not require any specific hardware support. Experimental results on the ITC'99 benchmark suite indicate that the benefits of our method grow with the combinational size of the circuit. Dynamic double and triple time redundant transformations generate circuits 1.7 to 2.9 times smaller than full Triple-Modular Redundancy (TMR). This transformation is a good alternative to TMR for logic-intensive safety-critical circuits where low hardware overhead or only temporary fault-tolerance guarantees are needed.
Keywords : digital circuits fault tolerance time redundancy circuit transformation
Document type :
Conference papers
Complete list of metadatas
https://hal.inria.fr/hal-01253111
Contributor : Pascal Fradet <>
Submitted on : Friday, January 8, 2016 - 4:25:50 PM
Last modification on : Thursday, October 11, 2018 - 8:48:04 AM

Identifiers

Collections

INRIA | LIG_SRCPR | LIG-MFML-SPADES | LIG | UGA

Citation

Dmitry Burlyaev, Pascal Fradet, Alain Girault. Time-redundancy transformations for adaptive fault-tolerant circuits. 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Jun 2015, Montreal, Canada. ⟨10.1109/AHS.2015.7231164⟩. ⟨hal-01253111⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

195

Contact


archive-ouverte@inria.fr