Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES

Bholanath Roy; Ravi Prakash Giri; Ashokkumar C; Bernard Menezes

doi:10.5220/0005576804410447

Conference papers

Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES

Bholanath Roy ¹ Ravi Prakash Giri ^{1, 2} Ashokkumar C ¹ Bernard Menezes ¹

1 Department of Computer Science and Engineering [Bombay]

2 SMVDU - Shri Mata Vaishno Devi University

Abstract : We design and implement the espionage infrastructure to launch a cache-based side channel attack on AES. This includes a spy controller and a ring of spy threads with associated analytic capabilities – all hosted on a single server. By causing the victim process (which repeatedly performs AES encryptions) to be interrupted, the spy threads capture the victim’s footprints in the cache memory where the lookup tables reside. Preliminary results indicate that our setup can deduce the encryption key in fewer than 30 encryptions and with far fewer victim interruptions compared to previous work. Moreover, this approach can be easily adapted to work on diverse hardware/OS platforms and on different versions of OpenSSL.

Keywords : Victim Process Spy Process Lookup Tables Side Channel Attacks AES Caches

Document type :

Conference papers

Domain :

Computer Science [cs] / Cryptography and Security [cs.CR]

Complete list of metadata

https://hal.inria.fr/hal-01253262
Contributor : Ravi Prakash Giri Connect in order to contact the contributor
Submitted on : Monday, January 11, 2016 - 8:54:50 PM
Last modification on : Friday, January 11, 2019 - 3:46:22 PM

Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES

Licence

Identifiers

Citation

Export

Metrics

17

Contact Legal Notice Personal Data

Design and Implementation of an Espionage Network for Cache-based Side Channel Attacks on AES

Licence

Identifiers

Citation

Export

Share

Metrics

17

Contact Legal Notice Personal Data