Cost Effective Physical Register Sharing

Arthur Perais 1, * André Seznec 1
* Corresponding author
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Sharing a physical register between several instructions is needed to implement several microarchitectural optimizations. However, register sharing requires modifications to the register reclaiming process: Committing a single instruction does not guarantee that the physical register allocated to the previous mapping of its architectural destination register is free-able anymore. Consequently, a form of register reference counting must be implemented. While such mechanisms (e.g., dependency matrix, per register counters) have been described in the literature, we argue that they either require too much storage, or that they lengthen branch misprediction recovery by requiring sequential rollback. As an alternative, we present the Inflight Shared Register Buffer (ISRB), a new structure for register reference counting. The ISRB has low storage overhead and lends itself to checkpoint-based recovery schemes, therefore allowing fast recovery on pipeline flushes. We illustrate our scheme with Move Elimination (short-circuiting moves) and an implementation of Speculative Memory Bypassing (short-circuiting store-load pairs) that makes use of a TAGE-like predictor to identify memory dependencies. We show that the whole potential of these two mechanisms can be achieved with a small register tracking structure.
Document type :
Conference papers
Complete list of metadatas

Cited literature [32 references]  Display  Hide  Download

https://hal.inria.fr/hal-01259137
Contributor : Arthur Perais <>
Submitted on : Wednesday, April 20, 2016 - 2:10:16 PM
Last modification on : Thursday, February 7, 2019 - 4:16:36 PM
Long-term archiving on : Thursday, July 21, 2016 - 1:40:26 PM

File

lttp.pdf
Files produced by the author(s)

Identifiers

Citation

Arthur Perais, André Seznec. Cost Effective Physical Register Sharing. International Symposium on High Performance Computer Architecture, IEEE, Mar 2016, Barcelona, Spain. ⟨10.1109/HPCA.2016.7446105⟩. ⟨hal-01259137v2⟩

Share

Metrics

Record views

692

Files downloads

3384