Cost Effective Physical Register Sharing

Arthur Perais 1, * André Seznec 1
* Auteur correspondant
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Sharing a physical register between several instructions is needed to implement several microarchitectural optimizations. However, register sharing requires modifications to the register reclaiming process: Committing a single instruction does not guarantee that the physical register allocated to the previous mapping of its architectural destination register is free-able anymore. Consequently, a form of register reference counting must be implemented. While such mechanisms (e.g., dependency matrix, per register counters) have been described in the literature, we argue that they either require too much storage, or that they lengthen branch misprediction recovery by requiring sequential rollback. As an alternative, we present the Inflight Shared Register Buffer (ISRB), a new structure for register reference counting. The ISRB has low storage overhead and lends itself to checkpoint-based recovery schemes, therefore allowing fast recovery on pipeline flushes. We illustrate our scheme with Move Elimination (short-circuiting moves) and an implementation of Speculative Memory Bypassing (short-circuiting store-load pairs) that makes use of a TAGE-like predictor to identify memory dependencies. We show that the whole potential of these two mechanisms can be achieved with a small register tracking structure.
Type de document :
Communication dans un congrès
International Symposium on High Performance Computer Architecture, Mar 2016, Barcelona, Spain. 22, 〈〉. 〈10.1109/HPCA.2016.7446105〉
Liste complète des métadonnées

Littérature citée [32 références]  Voir  Masquer  Télécharger
Contributeur : Arthur Perais <>
Soumis le : mercredi 20 avril 2016 - 14:10:16
Dernière modification le : jeudi 7 février 2019 - 16:16:36
Document(s) archivé(s) le : jeudi 21 juillet 2016 - 13:40:26


Fichiers produits par l'(les) auteur(s)



Arthur Perais, André Seznec. Cost Effective Physical Register Sharing. International Symposium on High Performance Computer Architecture, Mar 2016, Barcelona, Spain. 22, 〈〉. 〈10.1109/HPCA.2016.7446105〉. 〈hal-01259137v2〉



Consultations de la notice


Téléchargements de fichiers