D. Hardy and I. Puaut, Static probabilistic worst case execution time estimation for architectures with faulty instruction caches, Real-Time Systems, vol.7, issue.3, pp.128-152, 2015.
DOI : 10.1007/s11241-014-9212-x

URL : https://hal.archives-ouvertes.fr/hal-01086884

R. Wilhelm, The worst-case execution-time problem???overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, pp.1-36, 2008.
DOI : 10.1145/1347375.1347389

S. Borkar, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation , DAC '03, pp.338-342, 2003.
DOI : 10.1145/775832.775920

S. R. Nassif, A resilience roadmap, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp.1011-1016, 2010.
DOI : 10.1109/DATE.2010.5456958

S. Zhou, Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC, 2010 IEEE International Conference on Computer Design, pp.112-117
DOI : 10.1109/ICCD.2010.5647605

D. Hardy, The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, pp.48-59, 2012.
DOI : 10.1109/MICRO.2012.14

URL : https://hal.archives-ouvertes.fr/hal-00747488

M. Slijepcevic, DTM: Degraded Test Mode for Fault-Aware Probabilistic Timing Analysis, 2013 25th Euromicro Conference on Real-Time Systems, pp.237-248, 2013.
DOI : 10.1109/ECRTS.2013.33

L. Cheng, Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.3, pp.388-401, 2011.
DOI : 10.1109/TCAD.2010.2089568

H. Theiling, Fast and precise WCET prediction by separated cache and path analyses, Real-Time Systems, vol.18, issue.2/3, pp.157-179, 2000.
DOI : 10.1023/A:1008141130870

Y. S. Li and S. Malik, Performance analysis of embedded software using implicit path enumeration, Proceedings of the 32Nd Annual ACM/IEEE Design Automation Conference, pp.456-461, 1995.

H. R. Ghasemi, Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors, 2011 IEEE 17th International Symposium on High Performance Computer Architecture, pp.38-49, 2011.
DOI : 10.1109/HPCA.2011.5749715

J. Kulkarni, A 160 mv robust schmitt trigger based subthreshold sram Solid-State Circuits, IEEE Journal, vol.42, issue.10, pp.2303-2313, 2007.

J. Gustafsson, The Mälardalen WCET benchmarks: Past, present and future, 10th International Workshop on Worst-Case Execution Time Analysis, pp.136-146, 2010.

A. Colin and I. Puaut, A modular and retargetable framework for treebased WCET analysis, Euromicro Conference on Real-Time Systems (ECRTS), pp.37-44, 2001.

F. Mueller, Timing analysis for instruction caches, Real-Time Systems, vol.18, issue.2/3, pp.217-247, 2000.
DOI : 10.1023/A:1008145215849

C. Ferdinand and R. Wilhelm, On predicting data cache behavior for real-time systems, Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, pp.16-30, 1998.
DOI : 10.1007/BFb0057777

D. Hardy and I. Puaut, WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches, 2008 Real-Time Systems Symposium, pp.456-466, 2008.
DOI : 10.1109/RTSS.2008.10

K. Höfig, Failure-Dependent Timing Analysis - A New Methodology for Probabilistic Worst-Case Execution Time Analysis, Lecture Notes in Computer Science, J. Schmitt, vol.7201, pp.61-75, 2012.
DOI : 10.1007/978-3-642-28540-0_5

J. Abella, RVC, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, HiPEAC '11, pp.97-106, 2011.
DOI : 10.1145/1944862.1944878

D. Palframan, iPatch: Intelligent fault patching to improve energy efficiency, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp.428-438, 2015.
DOI : 10.1109/HPCA.2015.7056052