Two-Bit Messages are Sufficient to Implement Atomic Read/Write Registers in Crash-prone Systems

Achour Mostéfaoui 1 Michel Raynal 2, *
* Auteur correspondant
2 ASAP - As Scalable As Possible: foundations of large scale dynamic distributed systems
Inria Rennes – Bretagne Atlantique , IRISA-D1 - SYSTÈMES LARGE ÉCHELLE
Abstract : Atomic registers are certainly the most basic objects of computing science. Their implementation on top of an n-process asynchronous message-passing system has received a lot of attention. It has been shown that t < n/2 (where t is the maximal number of processes that may crash) is a necessary and sufficient requirement to build an atomic register on top of a crash-prone asynchronous message-passing system. Considering such a context, this paper presents an algorithm which implements a single-writer multi-reader atomic register with four message types only, and where no message needs to carry control information in addition to its type. Hence, two bits are sufficient to capture all the control information carried by all the implementation messages. Moreover, the messages of two types need to carry a data value while the messages of the two other types carry no value at all. As far as we know, this algorithm is the first with such an optimality property on the size of control information carried by messages. It is also particularly efficient from a time complexity point of view.
Type de document :
Pré-publication, Document de travail
2016
Liste complète des métadonnées

Littérature citée [22 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01271135
Contributeur : Michel Raynal <>
Soumis le : lundi 8 février 2016 - 18:09:51
Dernière modification le : mardi 17 avril 2018 - 09:08:55
Document(s) archivé(s) le : samedi 12 novembre 2016 - 14:39:22

Fichiers

Counter-free-msgs-V7.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01271135, version 1
  • ARXIV : 1602.02695

Citation

Achour Mostéfaoui, Michel Raynal. Two-Bit Messages are Sufficient to Implement Atomic Read/Write Registers in Crash-prone Systems. 2016. 〈hal-01271135〉

Partager

Métriques

Consultations de la notice

779

Téléchargements de fichiers

94