Skip to Main content Skip to Navigation
Conference papers

Sequential PDEVS Architecture

Abstract : Parallel Discrete Event System Specification (PDEVS) is a well-known formalism used to model and simulate Discrete Event Systems. This formalism uses an abstract simulator that defines a set of abstract algorithms that are parallel by nature. To implement simulators using these abstract algorithms , several architectures were proposed. Most of these architectures follow distributed approaches that may not be appropriate for single core processors or microcontrollers. In order to reuse efficiently PDEVS models in this type of systems, we define a new architecture that provides a single threaded execution by passing messages in a call/return fashion to simplify the execution time analysis.
Document type :
Conference papers
Complete list of metadata

Cited literature [19 references]  Display  Hide  Download

https://hal.inria.fr/hal-01274279
Contributor : Olivier Dalle <>
Submitted on : Friday, February 19, 2016 - 3:56:06 PM
Last modification on : Tuesday, January 12, 2021 - 8:44:01 AM
Long-term archiving on: : Friday, May 20, 2016 - 10:28:15 AM

File

VNWD15.pdf
Files produced by the author(s)

Licence


Copyright

Identifiers

  • HAL Id : hal-01274279, version 1

Collections

Citation

Damián Vicino, Daniella Niyonkuru, Gabriel Wainer, Olivier Dalle. Sequential PDEVS Architecture. Symposium on Theory of Modeling & Simulation: DEVS Integrative M&S Symposium , 2015, Alexandria, Virginia, United States. ⟨hal-01274279⟩

Share

Metrics

Record views

351

Files downloads

379