Abstract : In the paper silicon on insulator layout decomposition algorithms for the double patterning lithography on high performance computing platforms are discussed. Our approach is based on the use of a contradiction graph and a modified concurrent breadth-first search algorithm. We evaluate our technique on both real-world and artificial test cases including non-Manhattan geometry. Experimental results show that our soft computing algorithms decompose layout successfully and a minimal distance between polygons in layout is increased.
Luis M. Camarinha-Matos; Nuno S. Barrento; Ricardo Mendonça. 5th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Apr 2014, Costa de Caparica, Portugal. Springer, IFIP Advances in Information and Communication Technology, AICT-423, pp.543-550, 2014, Technological Innovation for Collective Awareness Systems. 〈10.1007/978-3-642-54734-8_60〉
https://hal.inria.fr/hal-01274821
Contributeur : Hal Ifip
<>
Soumis le : mardi 16 février 2016 - 11:34:27
Dernière modification le : jeudi 12 mai 2016 - 10:38:58
Document(s) archivé(s) le : mardi 17 mai 2016 - 17:22:53
Vladimir Verstov, Vadim Shakhnov, Lyudmila Zinchenko. Parallel Algorithm of SOI Layout Decomposition for Double Patterning Lithography on High-Performance Computer Platforms. Luis M. Camarinha-Matos; Nuno S. Barrento; Ricardo Mendonça. 5th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Apr 2014, Costa de Caparica, Portugal. Springer, IFIP Advances in Information and Communication Technology, AICT-423, pp.543-550, 2014, Technological Innovation for Collective Awareness Systems. 〈10.1007/978-3-642-54734-8_60〉. 〈hal-01274821〉
