Abstract : In this paper we present a CMOS quadrature ring oscillator operating at 0.5 V. Due to this very low voltage conditions, new project technique using the available terminal of the transistors (bulk) is used in order to reduce the threshold voltage of the transistors, thus improving the voltage headroom. The technique is applied in a conventional inverter-based ring oscillator with a feedback topology capable to generate quadrature signals. Simulations results in a 130 nm CMOS technology shows that a very simple VCO in the GHz range can be obtained, by changing the bulk voltage of transistors (NMOS or PMOS). The circuit operates with less than 50 μW achieving a FoM of about -115 dBc/Hz at 10 MHz offset.
Luis M. Camarinha-Matos; Nuno S. Barrento; Ricardo Mendonça. 5th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Apr 2014, Costa de Caparica, Portugal. Springer, IFIP Advances in Information and Communication Technology, AICT-423, pp.575-581, 2014, Technological Innovation for Collective Awareness Systems. 〈10.1007/978-3-642-54734-8_64〉
https://hal.inria.fr/hal-01274825
Contributeur : Hal Ifip
<>
Soumis le : mardi 16 février 2016 - 11:35:56
Dernière modification le : jeudi 12 mai 2016 - 10:39:03
Document(s) archivé(s) le : mardi 17 mai 2016 - 17:23:56
João Eusébio, Luís Oliveira, Luís Pires, João Oliveira. A 0.5 V Ultra-low Power Quadrature Ring Oscillator. Luis M. Camarinha-Matos; Nuno S. Barrento; Ricardo Mendonça. 5th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Apr 2014, Costa de Caparica, Portugal. Springer, IFIP Advances in Information and Communication Technology, AICT-423, pp.575-581, 2014, Technological Innovation for Collective Awareness Systems. 〈10.1007/978-3-642-54734-8_64〉. 〈hal-01274825〉
