F. Abbes, E. Casseau, M. Abid, P. Coussy, and J. B. Legoff, IP integration methodology for SoC design, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004., 2004.
DOI : 10.1109/ICM.2004.1434582
URL : https://hal.archives-ouvertes.fr/hal-00077856

I. Augé, F. Pétrot, F. Donnet-and-p, and . Gomez, Platform-based design from parallel C specifications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, issue.12, pp.1811-1826, 2005.
DOI : 10.1109/TCAD.2005.852431

L. Besnard, T. Gautier, P. Le, A. J. Guernic, and . Talpin, Compilation of polychronous dataflow equations, Synthesis of Embedded Software Springer, 2010.

S. S. Bhattacharyya, Compiling Dataflow Program for digital signal processing, 1997.

P. Bomel, E. Martin, and E. Boutillon, Synchronous Processor synthesis for Latency Insensitive Systems, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'02), 2005.

P. Bomel, GAUT, High Level Synthesis for Digital Signal Processors: User's Manual, version 4.1 " Laboratoire d'Electronique des Systèmes Temps RéelLESTER

D. Y. Borman-and-p and . Cheung, Asynchronous wrapper for heterogeneous systems, Proceedings International Conference on Computer Design VLSI in Computers and Processors, 1997.
DOI : 10.1109/ICCD.1997.628884

L. P. Carloni, K. L. Mcmillan, and A. L. Sangiovanni-vincentelli, Theory of latency-insensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, 2001.
DOI : 10.1109/43.945302

M. R. Casu-and-l and . Macchiarulo, Adaptive Latency-Insensitive, Globally Asynchronous, Locally Synchronous Design and Test, IEEE Design & Test of Computers, 2007.

A. , C. And-p, and . Quinton, Intellectual Property (IP) Integration Approach for Data-Flow parallel embedded Systems, Proceedings of Fourth International IEEE EAI Conference on e-Infrastructure and e-Services for Developing Countries num, 2012.

F. Charot, M. Nyamsi, P. Quinton, and C. Wagnera, Modeling and scheduling Parallel DataFlow systems using structured systems of Recurrence Equations, Procedings of the 15th IEEE International Conference on Aplication-Specific system, Architectures and Processors, 2004.

C. Chavet, Synthèse automatique d'interfaces de communication matérielles pour la conception d'applications du domaine du traitement du signal, Thèse, 2007.

C. Chavet, P. Coussy, P. Urad-and-e, and . Martin, A design methodology for space-time adapter, Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI , GLSVLSI '07, 2007.
DOI : 10.1145/1228784.1228868
URL : https://hal.archives-ouvertes.fr/hal-00153789

H. Chen, The Next Generation of CDMA Technologies, 2007.
DOI : 10.1002/9780470022962

M. J. Chen and E. A. Lee, Design and implementation of a multidimensional synchronous dataflow environment, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers, p.97
DOI : 10.1109/ACSSC.1994.471507

P. Coussy, E. Casseau, P. Bomel, A. Baganne-and-e, and . Martin, A formal method for hardware IP design and integration under I/O and timing constraints, ACM Transactions on Embedded Computing Systems, vol.5, issue.1, pp.1-29, 2006.
DOI : 10.1145/1132357.1132359
URL : https://hal.archives-ouvertes.fr/hal-00077729

A. Gamatié-and-t and . Gautier, The Signal Synchronous Multi-clock Approach to the Design of Distributed Embedded Systems, IEEE Transactions on Parallel and Distributed Systems, 2010.

A. Gerstlauer and . Al, Electronic System-Level Synthesis Methodologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.10, 2009.
DOI : 10.1109/TCAD.2009.2026356

J. Gummaraju-and-m and . Rosenblum, Stream Programming on General-Purpose Processors, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05), 2005.
DOI : 10.1109/MICRO.2005.32

J. Gummarajuz, J. Coburnz, Y. Turnerx-and-m, and . Rosenblum, Streamware: Programming General-Purpose Multicore Processors Using Streams " ASP- LOS'08, 2008.

S. Gupta, R. Gupta, N. Dutt, and A. Nicolau, SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits, Kluwer Academic, 2004.

B. Khailany and . Al, Imagine: media processing with streams, IEEE Micro, vol.21, issue.2, pp.35-46, 2001.
DOI : 10.1109/40.918001

E. A. Lee and D. G. Messerschmitt, Static Scheduling of Synchronous DataFlow Programs for Digital Signal Processing, IEEE Transactions of Computers, pp.36-135, 1987.

E. A. Lee, Cyber Physical Systems: Design Challenges, 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC), 2008.
DOI : 10.1109/ISORC.2008.25

E. A. Lee and S. A. Seshia, Introduction to Embedded Systems -A Cyber-Physical Systems Approach, 2011.

G. Lhairech-lebreton, A. P. Coussy-and-e, and . Martin, Hierarchical and Multipleclock Domain High-Level Synthesis for Low-Power Design on FPGA, Proceedings of FPL, 2010.

C. Mauras, IRISA, Université de Rennes I " , Définition de ALPHA: un langage pour la programmation systolique, 1989.

P. K. Murthy and E. A. Lee, Multidimensional synchronous dataflow, IEEE Transactions on Signal Processing, vol.50, issue.8, pp.2064-2079, 2002.
DOI : 10.1109/TSP.2002.800830

H. Nikolov and . Al, Automated Integration of Dedicated Hardwired IP Cores in Heterogeneous MPSoCs Designed with ESPAM, EURASIP Journal on Embedded Systems, vol.1132, issue.1, p.15, 2008.
DOI : 10.1109/TVLSI.2006.878259

T. M. Parks, . Luis, E. A. Pino, and . Lee, A comparison of Synchronous and Cyclo-Static Dataflow, Proceeding of the IEEE Asilomar conference on Signal, Systems, and Computers, 1995.

P. Quinton-and-t and . Risset, Structured Scheduling of Recurrence Equations: Theory and Practice, 2001.
DOI : 10.1007/3-540-45874-3_7

P. Quinton, A. M. Chana-and-s, and . Derrien, Efficient hardware implementation of data-flow parallel embedded systems, 2012 International Conference on Embedded Computer Systems (SAMOS), pp.364-371, 2012.
DOI : 10.1109/SAMOS.2012.6404202

O. Sentieys, J. P. Diguet, and A. J. Philippe, GAUT: A High Level Synthesis Tool Dedicated to Real Time Signal Processing Application, European Design Automation Conference, 2000.

M. Singh and M. Theobald, Generalized latency-insensitive systems for single-clock and multi-clock architectures, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1269025

M. Singh and A. Agiwal, Multi-Clock Latency-Insensitive Architecture and Wrapper synthesis, Electronic Notes in Theoretical Computer Science, 2006.

I. Smarandache, P. Le, and . Guernic, Affine transformations in SIGNAL and their application in the spécification and validation of real-time guif, LNCS 1231, 1997.

T. Stefanov, C. Zissulescu, A. Turjan-and-b, A. E. Kienhuis, and . De-prettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, DATE'04: Proceedings of the Conference on Design, Automation and Test in Europe, p.10340, 2004.

W. Thies, M. Karczmarek, and S. Amarasinghe, StreamIt: A Language for Streaming Applications, 11th conf. Compiled Construction, num. LNCS 2304, pp.179-196, 2002.
DOI : 10.1007/3-540-45937-5_14