On the FPGA-based implementation of a flexible waveform from a high-level description: Application to LTE FFT case study

Abstract : The Field Programmable Gate Array (FPGA) technology is expected to play a key role in the development of Software Defined Radio (SDR) platforms. To this aim, leveraging the nascent High-Level Synthesis (HLS) tools, a design flow from high-level specifications to Register-Transfer Level (RTL) description can be thought to generate processing blocks that can be reconfigured at run-time. Based on such a flow, this paper describes the architectural exploration of a Fast Fourier Transform (FFT) for Long Term Evolution (LTE) standard. Synthesis results show the tradeoff between reconfiguration time and area that can be achieved with such an approach.
Complete list of metadatas

Cited literature [17 references]  Display  Hide  Download

https://hal.inria.fr/hal-01302652
Contributor : Matthieu Gautier <>
Submitted on : Thursday, April 14, 2016 - 5:09:39 PM
Last modification on : Wednesday, September 4, 2019 - 5:42:04 PM
Long-term archiving on: Tuesday, November 15, 2016 - 4:02:28 AM

File

Crowncom.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01302652, version 1

Citation

Mai-Thanh Tran, Matthieu Gautier, Emmanuel Casseau. On the FPGA-based implementation of a flexible waveform from a high-level description: Application to LTE FFT case study. EAI International Conference on Cognitive Radio Oriented Wireless Networks (Crowncom16), May 2016, Grenoble, France. ⟨hal-01302652⟩

Share

Metrics

Record views

1360

Files downloads

584