Automatic generation of hardware FIR filters from a frequency domain specification

Nicolas Brisebarre 1, 2 Florent de Dinechin 3 Silviu-Ioan Filip 2 Matei Istoan 3
2 ARIC - Arithmetic and Computing
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
3 SOCRATE - Software and Cognitive radio for telecommunications
CITI - CITI Centre of Innovation in Telecommunications and Integration of services, Inria Grenoble - Rhône-Alpes
Abstract : Digital filtering operations are a prime example of the flexibility and opportunities offered by solutions using reconfigurable hardware. This article proposes an efficient solution for the automatic design and synthesis of finite impulse response (FIR) filters targeting FPGAs. Based on a novel approach to the filter coefficient quantization problem, it produces results which are faithful to a high-level frequency-domain specification. An automated design process is also proposed where user intervention is limited to a very small number of relevant input parameters. Computing the optimal value of the other parameters not only simplifies the user interface. The resulting architectures also outperform those generated by mainstream tools in accuracy, performance, and resource consumption.
Complete list of metadatas

https://hal.inria.fr/hal-01308377
Contributor : Silviu-Ioan Filip <>
Submitted on : Wednesday, April 27, 2016 - 4:54:57 PM
Last modification on : Monday, April 30, 2018 - 3:32:04 PM
Long-term archiving on: Tuesday, November 15, 2016 - 3:24:41 PM

File

firflopoco.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01308377, version 1

Citation

Nicolas Brisebarre, Florent de Dinechin, Silviu-Ioan Filip, Matei Istoan. Automatic generation of hardware FIR filters from a frequency domain specification. 2016. ⟨hal-01308377v1⟩

Share

Metrics

Record views

218

Files downloads

164