, Formal specication level : Towards vericationdriven design based on natural language processing, Specication and Design Languages (FDL), 2012 Forum on, p.5358, 2012.
, Formal Specication Level -Concepts, Methods, and Algorithms
, Available : http://dx.doi.org/10, pp.978-981, 1007.
, Extracting design information from natural language specications, Design Automation Conference (DAC), 2012 49th ACM, p.12521253, 2012.
, The Unied Modeling Language Reference Manual, 1999.
, Time Modeling in UML Prole for MARTE : Modeling and Analysis of Real-time Embedded Systems, Object Management Group (OMG) Std. version 1.1, 2011
, Modeling and Analysis of Real-Time and Embedded Systems with UML and MARTE : Developing Cyber-Physical Systems, 2013.
, Syntax and Semantics of the Clock Constraint Specication Language (CCSL), INRIA, Research Report RR-6925 Available : https, 2009.
, The Time Model of Logical Clocks available in the OMG MARTE prole, in Synthesis of Embedded Software : Frameworks and Methodologies for Correctness by
, The temporal logic of programs, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977), p.4657, 1977.
DOI : 10.1109/SFCS.1977.32
, Comprehensive Functional Verication : The Complete Industry Cycle (Systems on Silicon), 2005.
, The stream boiler case study : Competition of formal program specication and development methods, in Formal Methods for Industrial Applications, Specifying and Programming the Steam Boiler Control (the Book Grow out of a Dagstuhl Seminar, p.112, 1995.
, Analyzing Behavioral Aspects of UML Design Class Models against Temporal Properties, Quality Software (QSIC), 2014 14th International Conference on, 2014.
, Automated generation of formal safety conditions from railway interlocking tables, International Journal on Software Tools for Technology Transfer, vol.16, issue.6, p.713726, 2014.
DOI : 10.1007/s10009-013-0295-9
, SystemVerilog Assertions Handbook : for Dynamic and Formal Verication, 2010.
, Patterns in property specications for nite-state verication, Proceedings of the 21st International Conference on Software Engineering, ser. ICSE '99, p.411420, 1999.
, PROPEL, Proceedings of the 24th international conference on Software engineering , ICSE '02, p.1121, 2002.
DOI : 10.1145/581339.581345
, Testing Commercial-o-the-Shelf Components and Systems, Modeling and Validation of Publish/Subscribe Architectures, p.273291, 2005.
, Visual timed event scenarios, Proceedings. 26th International Conference on Software Engineering
DOI : 10.1109/ICSE.2004.1317439
, Temporal logic for scenario-based specications, Proceedings of the 11th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, ser. TACAS'05
, A Formal Syntax for Probabilistic Timed Property Sequence Charts, 2009 IEEE/ACM International Conference on Automated Software Engineering, p.50050456, 2009.
DOI : 10.1109/ASE.2009.56
, Graphical scenarios for specifying temporal properties: an automated approach, Automated Software Engineering, vol.13, issue.1, pp.293340-10515, 2007.
DOI : 10.1007/s10515-007-0012-6
, Towards a graphical tool for rening user to system requirements, Electron. Notes Theor, Comput. Sci, vol.211, p.147157, 2008.
, Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL, 2011 Eighteenth International Symposium on Temporal Representation and Reasoning
DOI : 10.1109/TIME.2011.10
URL : https://hal.archives-ouvertes.fr/inria-00540738
, Real-time Specication Patterns, Proceedings of the 27th International Conference on Software Engineering, ser. ICSE '05
, DDPSL : An easy way of dening properties, Computer Design (ICCD), 2010 IEEE International Conference on, p.468473, 2010.
, A brief account of runtime verication The Journal of Logic and Algebraic Programming, pp.293-303, 2009.
, Runtime Verication for LTL and TLTL, ACM Trans. Softw. Eng. Methodol, vol.20114, issue.4 14, p.64, 2011.
, Runtime verication and monitoring of embedded systems, IET Software, vol.1, issue.5, p.172179, 2007.
, Polychronous controller synthesis from MARTE CCSL timing specications, Formal Methods and Models for Codesign (MEMOCODE) 9th IEEE/ACM International Conference on, p.2130, 2011.
, Aligning qualitative, realtime , and probabilistic property specication patterns using a structured english grammar, IEEE Transactions on Software Engineering (TSE), vol.41, issue.7, p.620638, 2015.
, Modeling time(s), in Model Driven Engineering Languages and Systems, ser, Lecture Notes in Computer Science, G. Engels, B
, Maintaining knowledge about temporal intervals, Commun. ACM, vol.26, issue.11, p.832843, 1983.
, Model Based Development of Embedded Systems using Logical Clock Constraints and Timed Automata
, Formal Modeling and Verication of Cyber-Physical Systems : 1st International Summer School on Methods and Tools for the Design of Digital Systems, 2015.
, Available : http://dx.doi.org/10.1007/978-3-658-09994-7_2 [43] , Clock constraint specication language : specifying clock constraints with UML/MARTE, Innovations in Systems and Software Engineering, pp.2649-309314, 2008.
, Available : https, RR, vol.8909, 2008.
, Synchronous observers and the verication of reactive systems, in Algebraic Methodology and Software Technology (AMAST 93), ser
, Model checking via reachability testing for timed automata, in Tools and Algorithms for the Construction and Analysis of Systems
, Testing Conformance of Real-Time Applications by Automatic Generation of Observers, proceedings of the Fourth Workshop on Runtime Verication, pp.23-43, 2004.
DOI : 10.1016/j.entcs.2004.01.036
, TemPAC : Temporal Pattern Analyzer and Code-generator EMF plugin