Exposing the Locality of Heterogeneous Memory Architectures to HPC Applications

Abstract : High-performance computing requires a deep knowledge of the hardware platform to fully exploit its computing power. The performance of data transfer between cores and memory is becoming critical. Therefore locality is a major area of optimization on the road to exascale. Indeed, tasks and data have to be carefully distributed on the computing and memory resources. We discuss the current way to expose processor and memory locality information in the Linux kernel and in user-space libraries such as the hwloc software project. The current de facto standard structural modeling of the platform as the tree is not perfect, but it offers a good compromise between precision and convenience for HPC runtimes. We present an in-depth study of the software view of the upcoming Intel Knights Landing processor. Its memory locality cannot be properly exposed to user-space applications without a significant rework of the current software stack. We propose an extension of the current hierarchical platform model in hwloc. It correctly exposes new heterogeneous architectures with high-bandwidth or non-volatile memories to applications, while still being convenient for affinity-aware HPC runtimes.
Complete list of metadatas

https://hal.inria.fr/hal-01330194
Contributor : Brice Goglin <>
Submitted on : Monday, July 17, 2017 - 9:56:17 AM
Last modification on : Wednesday, May 15, 2019 - 5:24:04 PM

File

article.pdf
Files produced by the author(s)

Identifiers

Citation

Brice Goglin. Exposing the Locality of Heterogeneous Memory Architectures to HPC Applications. 1st ACM International Symposium on Memory Systems (MEMSYS16), Oct 2016, Washington, DC, United States. ⟨10.1145/2989081.2989115⟩. ⟨hal-01330194v2⟩

Share

Metrics

Record views

493

Files downloads

607