A. Taflove and K. R. Umashankar, The Finite-Difference Time-Domain Method for Numerical Modeling of Electromagnetic Wave Interactions, Electromagnetics, vol.27, issue.1-2, pp.105-126, 1990.
DOI : 10.1109/TAP.1987.1144000

R. Bleck, C. Rooth, D. Hu, and L. T. Smith, Salinity-driven Thermocline Transients in a Wind- and Thermohaline-forced Isopycnic Coordinate Model of the North Atlantic, Journal of Physical Oceanography, vol.22, issue.12, pp.1486-1505, 1992.
DOI : 10.1175/1520-0485(1992)022<1486:SDTTIA>2.0.CO;2

A. Nakano, R. K. Kalia, and P. Vashishta, Multiresolution molecular dynamics algorithm for realistic materials modeling on parallel computers, Computer Physics Communications, vol.83, issue.2-3, pp.197-214, 1994.
DOI : 10.1016/0010-4655(94)90048-5

J. Cong, M. Huang, and Y. Zou, Accelerating Fluid Registration Algorithm on Multi-FPGA Platforms, 2011 21st International Conference on Field Programmable Logic and Applications, pp.50-57, 2011.
DOI : 10.1109/FPL.2011.20

J. Cong and Y. Zou, Lithographic aerial image simulation with FPGAbased hardware acceleration, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, pp.67-76, 2008.

P. Clauss and J. Gustedt, Iterative computations with ordered read???write locks, Journal of Parallel and Distributed Computing, vol.70, issue.5, pp.496-504, 2010.
DOI : 10.1016/j.jpdc.2009.09.002
URL : https://hal.archives-ouvertes.fr/inria-00330024

M. Fluet, M. Rainey, J. Reppy, A. Shaw, and Y. Xiao, Manticore, Proceedings of the 2007 workshop on Declarative aspects of multicore architectures , DAMP '07, pp.37-44, 2007.
DOI : 10.1145/1248648.1248656

K. Datta, M. Murphy, V. Volkov, S. Williams, J. Carter et al., Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures, 2008 SC, International Conference for High Performance Computing, Networking, Storage and Analysis, p.4, 2008.
DOI : 10.1109/SC.2008.5222004

Y. Zhang and F. Mueller, Auto-generation and auto-tuning of 3D stencil codes on GPU clusters, Proceedings of the Tenth International Symposium on Code Generation and Optimization, CHO '12, pp.155-164, 2012.
DOI : 10.1145/2259016.2259037

J. Holewinski, L. Pouchet, and P. Sadayappan, High-performance code generation for stencil computations on GPU architectures, Proceedings of the 26th ACM international conference on Supercomputing, ICS '12, pp.311-320, 2012.
DOI : 10.1145/2304576.2304619

T. Henretty, J. Holewinski, R. Veras, F. Franchetti, L. Pouchet et al., A domain-specific language and compiler for stencil computations on short-vector simd and gpu architectures

Y. Tang, R. Chowdhury, C. Luk, and C. E. Leiserson, Coding stencil computations using the pochoir stencil-specification language, Poster session presented at the 3rd USENIX Workshop on Hot Topics in Parallelism, 2011.

J. Gustedt and E. Jeanvoine, Relaxed synchronization with ordered readwrite locks Available: https, Euro-Par 2011: Parallel Processing Workshops, pp.387-397, 2011.

P. Clauss and J. Gustedt, Experimenting Iterative Computations with Ordered Read-Write Locks, 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, pp.155-162, 2010.
DOI : 10.1109/PDP.2010.11
URL : https://hal.archives-ouvertes.fr/inria-00436417