K. Saban, Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency, Xilinx Corporation, 2012.

F. Lemonnier, P. Millet, G. M. Almeida, M. Hubner, J. Becker et al., Towards future adaptive multiprocessor systems-on-chip: An innovative approach for flexible architectures, 2012 International Conference on Embedded Computer Systems (SAMOS), pp.228-235, 2012.
DOI : 10.1109/SAMOS.2012.6404179
URL : https://hal.archives-ouvertes.fr/hal-00741728

H. V. Marck, J. Depreitere, D. Stroobandt, and J. V. Campenhout, A quantitative study of the benefits of area-I/O in FPGAs, Proceedings of the Great Lakes Symposium on VLSI, pp.392-399, 1998.

V. Maheshwari, J. Darnauer, J. Ramirez, and W. W. Dai, A quantitative study of the benefits of area-I/O in FPGAs, ACM/SIGDA International Symposium on FPGAs, pp.17-23, 1998.

A. H. Pereira and V. Betz, CAD and routing architecture for interposerbased multi-FPGA systems, Proceedings of the ACM Symposium on Field-Programmable Gate Arrays, pp.75-84, 2014.

M. S. Abdelfattah and V. Betz, Design tradeoffs for hard and soft FPGA-based Networks-on-Chip, 2012 International Conference on Field-Programmable Technology, pp.95-103, 2012.
DOI : 10.1109/FPT.2012.6412118

D. Dutoit, E. Guthmuller, and I. Miro-panades, 3D Integration for Power-Efficient Computing, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, pp.779-784, 2013.
DOI : 10.7873/DATE.2013.166

M. Lin, A. Gamal, Y. Lu, and S. Wong, Performance Benefits of Monolithically Stacked 3-D FPGA, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.2, pp.216-229, 2007.
DOI : 10.1109/TCAD.2006.887920

]. R. Venkata, M. Won, and M. Deo, Achieving the Highest Levels of Integration in Programmable Logic, Altera Corporation, pp.2-2016

J. Luu, J. Goeders, M. Wainberg, A. Somerville, T. Yu et al., VTR 7.0, ACM Transactions on Reconfigurable Technology and Systems, vol.7, issue.2, pp.1-630, 2014.
DOI : 10.1145/2617593

K. E. Murray, S. Whitty, S. Liu, J. Luu, and V. Betz, Titan: Enabling large and complex benchmarks in academic CAD, 2013 23rd International Conference on Field programmable Logic and Applications, pp.1-8, 2013.
DOI : 10.1109/FPL.2013.6645503

J. S. Rose, J. Luu, C. W. Yu, O. Densmore, J. Goeders et al., The VTR project, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, FPGA '12, pp.77-86, 2012.
DOI : 10.1145/2145694.2145708