E. M. Clarke and E. A. Emerson, Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic, Logic of Programs Workshop, 1982.

E. A. Emerson and E. Clarke, Characterizing correctness properties of parallel programs using fixpoints, Automata, Languages and Programming, vol.85, pp.169-181, 1980.
DOI : 10.1007/3-540-10003-2_69

L. Fix, Fifteen Years of Formal Property Verification in Intel, pp.139-144, 2008.
DOI : 10.1007/978-3-540-69850-0_8

C. Kern and M. R. Greenstreet, Formal verification in hardware design: a survey, ACM Transactions on Design Automation of Electronic Systems, vol.4, issue.2, pp.123-193, 1999.
DOI : 10.1145/307988.307989

H. Hanisch, M. Hirsch, D. Missal, S. Preuße, and C. Gerber, One Decade of IEC 61499 Modeling and Verification - Results and Open Issues, 13th IFAC Symposium on Information Control Problems in Manufacturing, V.A. Trapeznikov Institute of Control Sciences, 2009.
DOI : 10.3182/20090603-3-RU-2001.0306

V. Vyatkin and H. M. Hanisch, Formal modeling and verification in the software engineering framework of IEC 61499: a way to self-verifying systems, ETFA 2001. 8th International Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.01TH8597), pp.113-118, 2001.
DOI : 10.1109/ETFA.2001.997677

A. Cimatti, E. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore et al., NuSMV 2: An OpenSource Tool for Symbolic Model Checking, Computer Aided Verification, pp.241-268, 2002.
DOI : 10.1007/3-540-45657-0_29

E. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith, Progress on the State Explosion Problem in Model Checking, Informatics, pp.176-194, 2001.
DOI : 10.1007/3-540-44577-3_12

E. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith, Counterexample-Guided Abstraction Refinement, Computer Aided Verification, pp.154-169, 2000.

S. Patil, S. Bhadra, and V. Vyatkin, Closed-loop formal verification framework with nondeterminism , configurable by meta-modelling, IECON 2011 -37th Annual Conference on IEEE Industrial Electronics Society, pp.3770-3775, 2011.

S. Patil, V. Dubinin, C. Pang, and V. Vyatkin, Neutralizing Semantic Ambiguities of Function Block Architecture by Modeling with ASM, 9th International Andrei Ershov Memorial Conference, 2014.
DOI : 10.1007/978-3-662-46823-4_7

H. Hanisch and A. Lüder, Modular modeling of closed-loop systems, Proc of Colloquium on Petri Net Technologies for Modeling Communication Based Systems, pp.103-126, 2000.

L. Pinzon, M. A. Jafari, H. M. Hanisch, and Z. Peng, Modeling Admissible Behavior Using Event Signals, IEEE Transactions on Systems, Man and Cybernetics, Part B (Cybernetics), vol.34, issue.3, pp.1435-1448, 2004.
DOI : 10.1109/TSMCB.2004.825915

S. Patil, V. Vyatkin, and M. Sorouri, Formal verification of Intelligent Mechatronic Systems with decentralized control logic, Proceedings of 2012 IEEE 17th International Conference on Emerging Technologies & Factory Automation (ETFA 2012), pp.1-7, 2012.
DOI : 10.1109/ETFA.2012.6489678

. Cadence and . Checker, Available

M. Sorouri, S. Patil, and V. Vyatkin, Distributed control patterns for intelligent mechatronic systems, IEEE 10th International Conference on Industrial Informatics, pp.259-264, 2012.
DOI : 10.1109/INDIN.2012.6301149