High Performance Audio Power Amplifiers, Newnes, Great Britain, 1996. ,
A class D output stage with zero dead time, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC., pp.134-135, 2003. ,
DOI : 10.1109/ISSCC.2003.1234237
A Sigma-Delta Class D Audio Power Amplifier in 0, 35um CMOS Technology. In: Int. SoC Design Conference, pp.24-25, 2008. ,
Design of a 3rd order 1.5-bit continuous-time (CT) Sigma-Delta (SD) modulator optimized for Class D audio power amplifier, J. Microelectronics and Computer Science, vol.1, issue.2, 2011. ,
Class-D audio amplifiers: what, why, and how, Analog Dialogue, vol.40, 2003. ,
Effect of dead time on harmonic distortion in class-D audio power amplifiers, Electronics Letters, vol.35, issue.12, pp.950-952, 1999. ,
DOI : 10.1049/el:19990705
A 20-W stereo class-D audio output power stage in 0.6-/spl mu/m BCDMOS technology, IEEE Journal of Solid-State Circuits, vol.39, issue.11, pp.1948-1958, 2004. ,
DOI : 10.1109/JSSC.2004.835820
An integrated 200-w class-d audio amplifier, IEEE Journal of Solid-State Circuits, vol.38, issue.7, pp.1198-1206, 2003. ,
DOI : 10.1109/JSSC.2003.813238
A 3.4W digital-in class-D audio amplifier, 2011 Proceedings of the ESSCIRC (ESSCIRC), pp.87-90, 2011. ,
DOI : 10.1109/ESSCIRC.2011.6044921
URL : https://hal.archives-ouvertes.fr/in2p3-00018957
DESIGN OF L-BAND HIGH SPEED PULSED POWER AMPLIFIER USING LDMOS FET, Progress In Electromagnetics Research M, vol.2, pp.153-165, 2008. ,
DOI : 10.2528/PIERM08032805
Design methodology for Sigma-Delta modulators based on a genetic algorithm using hybrid cost functions, 2012 IEEE International Symposium on Circuits and Systems, pp.301-304, 2012. ,
DOI : 10.1109/ISCAS.2012.6271952