R. K. Homa-alemzadeh, Z. Iyer, J. Kalbarczyk, and . Raman, Analysis of Safety-Critical Computer Failures in Medical Devices, IEEE Security & Privacy, vol.11, issue.4, pp.14-26, 2013.
DOI : 10.1109/MSP.2013.49

S. Andalam, P. S. Roop, and A. Girault, Predictable multithreading of embedded applications using PRET-C, Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), pp.159-168, 2010.
DOI : 10.1109/MEMCOD.2010.5558636
URL : https://hal.archives-ouvertes.fr/hal-00786378

S. Andalam, P. S. Roop, and A. Girault, Pruning infeasible paths for tight WCRT analysis of synchronous programs, 2011 Design, Automation & Test in Europe, pp.1-6, 2011.
DOI : 10.1109/DATE.2011.5763043
URL : https://hal.archives-ouvertes.fr/inria-00603287

S. Andalam, P. S. Roop, A. Girault, and C. Traulsen, A Predictable Framework for Safety-Critical Embedded Systems, IEEE Transactions on Computers, vol.63, issue.7, pp.1600-1612, 2014.
DOI : 10.1109/TC.2013.28
URL : https://hal.archives-ouvertes.fr/hal-01095468

A. Andrei, P. Eles, Z. Peng, and J. Rosen, Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, 21st International Conference on VLSI Design (VLSID 2008), pp.103-110, 2008.
DOI : 10.1109/VLSI.2008.33

A. Aviram and B. Ford, Deterministic OpenMP for Race-Free Parallelism, Proceedings of the 3rd USENIX conference on Hot topic in parallelism, HotPar. USENIX Association, 2011.

P. Axer, R. Ernst, H. Falk, A. Girault, D. Grund et al., Building timing predictable embedded systems, ACM Transactions on Embedded Computing Systems, vol.13, issue.4, pp.1-8237, 2014.
DOI : 10.1145/2560033
URL : https://hal.archives-ouvertes.fr/hal-01095461

D. Baudisch, J. Brandt, and K. Schneider, Dependency-Driven Distribution of Synchronous Programs, Distributed, Parallel and Biologically Inspired Systems IFIP Advances in Information and Communication Technology, pp.169-180, 2010.
DOI : 10.1007/978-3-642-15234-4_17
URL : https://hal.archives-ouvertes.fr/hal-01054477

D. Baudisch, J. Brandt, and K. Schneider, Multithreaded code from synchronous programs: Extracting independent threads for OpenMP, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp.949-952, 2010.
DOI : 10.1109/DATE.2010.5456915

M. Bekooij, O. Moreira, P. Poplavko, B. Mesman, M. Pastrnak et al., Predictable Embedded Multiprocessor System Design, Software and Compilers for Embedded Systems, pp.77-91, 2004.
DOI : 10.1007/978-3-540-30113-4_7

A. Benveniste, B. Caillaud, and P. L. Guernic, Compositionality in Dataflow Synchronous Languages: Specification and Distributed Code Generation, Information and Computation, vol.163, issue.1, pp.125-171, 2000.
DOI : 10.1006/inco.2000.9999

A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

T. Bergan, O. Anderson, J. Devietti, L. Ceze, and D. Grossman, CoreDet: A Compiler and Runtime System for Deterministic Multithreaded Execution, Proceedings of the 15th ASPLOS on Architectural Support for Programming Languages and Operating Systems, ASPLOS, pp.53-64, 2010.

T. Bergan, N. Hunt, L. Ceze, and S. D. Gribble, Deterministic Process Groups in dOS, Proceedings of the 9th USENIX conference on Operating Systems Design and Implementation, OSDI, pp.1-16, 2010.

E. D. Berger, T. Yang, T. Liu, and G. Novark, Grace: Safe Multithreaded Programming for C/C++, Proceedings of the 24th ACM SIGPLAN Conference on Object Oriented Programming Systems Languages and Applications, OOPSLA, pp.81-96, 2009.

G. Berry, Preemption in concurrent systems, Proceedings of the 13th Conference on Foundations of Software Technology and Theoretical Computer Science, pp.72-93, 1993.
DOI : 10.1007/3-540-57529-4_44

G. Berry and G. Gonthier, The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.2, pp.87-152, 1992.
DOI : 10.1016/0167-6423(92)90005-V
URL : https://hal.archives-ouvertes.fr/inria-00075711

G. Blake, R. G. Dreslinski, and T. Mudge, A survey of multicore processors, IEEE Signal Processing Magazine, vol.26, issue.6, pp.26-37, 2009.
DOI : 10.1109/MSP.2009.934110

S. Blazy and X. Leroy, Mechanized Semantics for the Clight Subset of the C Language, Journal of Automated Reasoning, vol.29, issue.6, pp.263-288, 2009.
DOI : 10.1007/s10817-009-9148-3
URL : https://hal.archives-ouvertes.fr/inria-00352524

R. L. Bocchino, An Effect System and Language for Deterministic-by-Default Parallel Programming, 2010.

M. Boldt, C. Traulsen, and R. Von-hanxleden, Worst Case Reaction Time Analysis of Concurrent Reactive Programs, Electronic Notes in Theoretical Computer Science, vol.203, issue.4, pp.65-79, 2008.
DOI : 10.1016/j.entcs.2008.05.011

F. Boussinot, Reactive Shared Variables Based Systems, 1993.

J. Brandt, M. Gemunde, and K. Schneider, Desynchronizing Synchronous Programs by Modes, 2009 Ninth International Conference on Application of Concurrency to System Design, pp.32-41, 2009.
DOI : 10.1109/ACSD.2009.24

D. Brière, D. Ribot, D. Pilaud, and J. Camus, Method and Specification Tools for Airbus On-board Systems, Avionics Conference and Exhibition, 1994.

G. Buja and R. Menis, Dependability and Functional Safety: Applications in Industrial Electronics Systems, Proceedings of the 20th European Conference on Programming Languages and Systems: Part of the joint European conferences on theory and practice of software, ESOP/ETAPS, pp.4-12, 2011.
DOI : 10.1109/MIE.2012.2207815

M. Buss, D. Brand, V. Sreedhar, and S. A. Edwards, A novel analysis space for pointer analysis and its application for bug finding, Science of Computer Programming, vol.75, issue.11, pp.75921-942, 2010.
DOI : 10.1016/j.scico.2009.08.002

P. Caspi, A. Girault, and D. Pilaud, Automatic distribution of reactive systems for asynchronous networks of processors, IEEE Transactions on Software Engineering, vol.25, issue.3, pp.416-427, 1999.
DOI : 10.1109/32.798329
URL : https://hal.archives-ouvertes.fr/inria-00073196

P. Caspi and O. Maler, From Control Loops to Real-Time Programs, Handbook of Networked and Embedded Control Systems, Control Engineering, pp.395-418, 2005.
DOI : 10.1007/0-8176-4404-0_17

P. Caspi, N. Scaife, C. Sofronis, and S. Tripakis, Semantics-preserving multitask implementation of synchronous programs, ACM Transactions on Embedded Computing Systems, vol.7, issue.2, pp.1-40, 2008.
DOI : 10.1145/1331331.1331339

E. Closse, M. Poize, J. Pulou, J. Sifakis, P. Venter et al., TAXYS: A Tool for the Development and Verification of Real-Time Embedded Systems?, Computer Aided Verification, pp.391-395, 2001.
DOI : 10.1007/3-540-44585-4_39

B. Cogswell and Z. Segall, MACS: a predictable architecture for real time systems, [1991] Proceedings Twelfth Real-Time Systems Symposium, pp.296-305, 1991.
DOI : 10.1109/REAL.1991.160386

A. Cohen, L. Gérard, and M. Pouzet, Programming parallelism with futures in lustre, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '12, pp.197-206, 2012.
DOI : 10.1145/2380356.2380394
URL : https://hal.archives-ouvertes.fr/hal-00786682

J. Colaço and M. Pouzet, Clocks as First Class Abstract Types, Embedded Software, pp.134-155, 2003.
DOI : 10.1007/978-3-540-45212-6_10

M. W. Sajeewa-dayaratne, P. S. Roop, and Z. Salcic, Direct Execution of Esterel Using Reactive Microprocessors, International Workshop on Synchronous Languages, Applications, and Programming (SLAP), 2006.

J. Diaz, C. Munoz-caro, and A. Nino, A Survey of Parallel Programming Models and Tools in the Multi and Many-Core Era. Parallel and Distributed Systems, IEEE Transactions on, vol.23, issue.8, pp.1369-1386, 2012.

H. Ding, Y. Liang, and T. Mitra, Shared Cache Aware Task Mapping for WCRT Minimization, 18th Asia and South Pacific Design Automation Conference, 2013.

Y. Ding and W. Zhang, Multicore-Aware Code Positioning to Improve Worst-Case Performance, 2011 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp.225-232, 2011.
DOI : 10.1109/ISORC.2011.35

R. William and . Dunn, Designing Safety-Critical Computer Systems, Computer, vol.36, issue.11, pp.40-46, 2003.

A. Stephen, S. Edwards, E. A. Kim, I. Lee, H. D. Liu et al., A Disruptive Computer Design Idea: Architectures with Repeatable Timing, Proceedings of IEEE International Conference on Computer Design (ICCD, 2009.

A. Stephen, E. A. Edwards, and . Lee, The Case for the Precision Timed (PRET) Machine, Proceedings of the 44th Annual Design Automation Conference (DAC), pp.264-265, 2007.

A. Stephen, J. Edwards, and . Zeng, Code Generation in the Columbia Esterel Compiler, EURASIP Journal on Embedded Systems, 2007.

C. Flanagan and S. Qadeer, Types for Atomicity, Proceedings of the ACM SIGPLAN International Workshop on Types in Languages Design and Implementation, TLDI, pp.1-12, 2003.

M. Gardner, Mathematical Games: The Fantastic Combinations of John Conway's new Solitaire Game, Life " . Scientific American, pp.120-123, 1970.

G. Gebhard, C. Cullmann, and R. Heckmann, Software Structure and WCET Predictability Bringing Theory to Practice: Predictability and Performance in Embedded Systems, of OpenAccess Series in Informatics (OASIcs) Schloss Dagstuhl -Leibniz-Zentrum fuer Informatik, pp.1-10, 2011.

A. Girault, A Survey of Automatic Distribution Method for Synchronous Programs, International Workshop on Synchronous Languages, Applications and Programs, SLAP'05, 2005.

A. Girault, X. Nicollin, and M. Pouzet, Automatic rate desynchronization of embedded reactive programs, ACM Transactions on Embedded Computing Systems, vol.5, issue.3, pp.687-717, 2006.
DOI : 10.1145/1165780.1165786

T. Goubier, R. Sirdey, S. Louise, and V. David, ??C: A Programming Model and Language for Embedded Manycores, Algorithms and Architectures for Parallel Processing, pp.385-394, 2011.
DOI : 10.1007/978-3-642-24650-0_33

T. Paul-le-guernic, M. L. Gautier, C. L. Borgne, and M. , Programming Real-Time Applications with SIGNAL, Proceedings of the IEEE, pp.1321-1336, 1991.

N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous data flow programming language LUSTRE, Proceedings of the IEEE, vol.79, issue.9, pp.1305-1320, 1991.
DOI : 10.1109/5.97300

A. Hamann and R. Ernst, TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques, Design, Automation and Test in Europe, pp.312-317, 2005.
DOI : 10.1109/DATE.2005.299
URL : https://hal.archives-ouvertes.fr/hal-00181535

B. Hardekopf and C. Lin, Flow-sensitive pointer analysis for millions of lines of code, International Symposium on Code Generation and Optimization (CGO 2011), pp.289-298, 2011.
DOI : 10.1109/CGO.2011.5764696

L. Hatton, Safer language subsets: an overview and a case history, MISRA C, MISRA C. Information and Software Technology, pp.465-472, 2004.
DOI : 10.1016/j.infsof.2003.09.016

J. Gerard and . Holzmann, The Power of 10: Rules for Developing Safety-Critical Code, IEEE Computer, vol.39, issue.6, pp.95-97, 2006.

. Intel, Intel Cilk Plus, 2012.

. Intel, Intel® VTune? Amplifier, 2014.

I. Sc3, Standard. [64] Jet Propulsion Laboratory. JPL Institutional Coding Standard for the C Programming Language, 2009.

T. Jim, J. G. Morrisett, D. Grossman, M. W. Hicks, J. Cheney et al., Cyclone: A Safe Dialect of C, Proceedings of the General Track of the Annual Conference on USENIX Annual Technical Conference, ATEC, pp.275-288, 2002.

L. Ju, . Bach-khoa, A. Huynh, S. Roychoudhury, and . Chakraborty, Timing analysis of esterel programs on general-purpose multiprocessors, Proceedings of the 47th Design Automation Conference on, DAC '10, pp.48-51, 2010.
DOI : 10.1145/1837274.1837288

L. Ju, B. Huynh, A. Roychoudhury, and S. Chakraborty, Performance debugging of Esterel specifications, Real-Time Systems, vol.238, issue.1, pp.570-600, 2012.
DOI : 10.1007/s11241-012-9155-z

A. Karpov, Parallel Lint, 2011.

D. Kastner, M. Schlickling, M. Pister, C. Cullmann, G. Gebhard et al., Meeting Real-Time Requirements with Multi-core Processors, Lecture Notes in Computer Science, vol.7613, pp.117-131, 2012.
DOI : 10.1007/978-3-642-33675-1_10

C. W. Kessler and H. Seidl, Forklight: A control-synchronous parallel programming language, High-Performance Computing and Networking, pp.525-534, 1999.
DOI : 10.1007/BFb0100613

Y. Kim, D. Broman, J. Cai, and A. Shrivastava, WCET-aware dynamic code management on scratchpads for Software-Managed Multicores, 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014.
DOI : 10.1109/RTAS.2014.6926001

C. John and . Knight, Safety Critical Systems: Challenges and Directions, Software Engineering Proceedings of the 24rd International Conference on, pp.547-550, 2002.

A. Koenig, C Traps and Pitfalls, 1988.

H. Kopetz, The Complexity Challenge in Embedded System Design, 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC), pp.3-12, 2008.
DOI : 10.1109/ISORC.2008.14

M. Kuo, R. Sinha, and P. S. Roop, Efficient WCRT analysis of synchronous programs using reachability, Proceedings of the 48th Design Automation Conference on, DAC '11, pp.480-485, 2011.
DOI : 10.1145/2024724.2024837

K. Lahiri, A. Raghunathan, and G. Lakshminarayana, LOTTERYBUS, Proceedings of the 38th conference on Design automation , DAC '01, pp.15-20, 2001.
DOI : 10.1145/378239.378252

L. Lavagno and E. Sentovich, ECL, Proceedings of the 36th ACM/IEEE conference on Design automation conference , DAC '99, 1999.
DOI : 10.1145/309847.309989

E. A. Lee, The Problem with Threads, Computer, vol.39, issue.5, pp.33-42, 2006.
DOI : 10.1109/MC.2006.180

E. A. Lee, Computing needs time, Communications of the ACM, vol.52, issue.5, pp.70-79, 2009.
DOI : 10.1145/1506409.1506426

M. Levy and T. M. Conte, Embedded Multicore Processors and Systems, IEEE Micro, vol.29, issue.3, pp.7-9, 2009.
DOI : 10.1109/MM.2009.41

X. Li and R. Von-hanxleden, Multithreaded Reactive Programming—the Kiel Esterel Processor, IEEE Transactions on Computers, vol.61, issue.3, pp.337-349, 2012.
DOI : 10.1109/TC.2010.246

Z. Li, A. Malik, and Z. Salcic, TACO: A Scalable Framework for Timing Analysis and Code Optimization of Synchronous Programs, IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pp.1-8, 2014.

I. Liu, J. Reineke, D. Broman, M. Zimmer, and E. A. Lee, A PRET microarchitecture implementation with repeatable timing and competitive performance, 2012 IEEE 30th International Conference on Computer Design (ICCD), pp.87-93, 2012.
DOI : 10.1109/ICCD.2012.6378622

T. Liu, C. Curtsinger, and E. D. Berger, Dthreads, Proceedings of the Twenty-Third ACM Symposium on Operating Systems Principles, SOSP '11, pp.327-336, 2011.
DOI : 10.1145/2043556.2043587

S. Lu, S. Park, E. Seo, and Y. Zhou, Learning from Mistakes: A Comprehensive Study on Real World Concurrency Bug Characteristics, Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XIII, pp.329-339, 2008.

T. Lundqvist and P. Stenstrom, Timing anomalies in dynamically scheduled microprocessors, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), pp.12-21, 1999.
DOI : 10.1109/REAL.1999.818824

F. Maraninchi, Operational and compositional semantics of synchronous automaton compositions, Lecture Notes in Computer Science, vol.630, pp.550-564, 1992.
DOI : 10.1007/BFb0084815

E. Charles, D. P. Mcdowell, and . Helmbold, Debugging Concurrent Programs, ACM Comput. Surv, vol.21, issue.4, pp.593-622, 1989.

M. Mendler, R. Von-hanxleden, and C. Traulsen, WCRT algebra and interfaces for esterel-style synchronous processing, 2009 Design, Automation & Test in Europe Conference & Exhibition, 2009.
DOI : 10.1109/DATE.2009.5090639

M. Nadeem, M. Biglari-abhari, and Z. Salcic, RJOP -A Customized Java Processor for Reactive Embedded Systems, 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1038-1043, 2011.

M. Di-natale, L. Guo, H. Zeng, and A. Sangiovanni-vincentelli, Synthesis of Multitask Implementations of Simulink Models With Minimum Delays, IEEE Transactions on Industrial Informatics, vol.6, issue.4, pp.637-651, 2010.
DOI : 10.1109/TII.2010.2072511

M. Di, N. , and H. Zeng, Task Implementation of Synchronous Finite State Machines, Design, Automation Test in Europe Conference Exhibition (DATE), pp.206-211, 2012.

F. Nemer, H. Cassé, P. Sainrat, J. Bahsoun, and M. D. Michiel, PapaBench: A Free Real-Time Benchmark, 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2006.

N. Nguyen, A. Dominguez, and R. Barua, Memory Allocation for Embedded Systems with a Compile-Time-Unknown Scratch-Pad Size, Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), pp.115-125, 2005.

M. Norrish, Deterministic Expressions in C, Proceedings of the 8th European Symposium on Programming Languages and Systems, ESOP, pp.147-161, 1999.
DOI : 10.1007/3-540-49099-X_10

R. Obermaisser, C. Salloum, B. Huber, and H. Kopetz, From a Federated to an Integrated Automotive Architecture, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.7, pp.956-965, 2009.
DOI : 10.1109/TCAD.2009.2014005

M. Olszewski, J. Ansel, and S. Amarasinghe, Kendo: Efficient Deterministic Multithreading in Software, Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS, pp.97-108, 2009.

C. Pagetti, J. Forget, F. Boniol, M. Cordovilla, and D. Lesens, Multitask Implementation of Multi-periodic Synchronous Programs. Discrete Event Dynamic Systems, pp.307-338, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00638936

M. Paolieri and R. Mariani, Towards functional-safe timing-dependable real-time architectures, 2011 IEEE 17th International On-Line Testing Symposium, pp.31-36, 2011.
DOI : 10.1109/IOLTS.2011.5993807

V. Papailiopoulou, D. Potop-butucaru, Y. Sorel, R. D. Simone, L. Besnard et al., From Concurrent Multi-Clock Programs to Concurrent Multi-Threaded Implementations, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00578585

. Parasoft and . Parasoft, Service Virtualization, API Testing, Development Testing, 2014.

A. David, J. L. Patterson, and . Hennessy, Computer Architecture: A Quantitative Approach, 1990.

S. Plazar, P. Lokuciejewski, and P. Marwedel, A Retargetable Framework for Multi-Objective WCET-aware High-level Compiler Optimizations, Proceedings of The 29th IEEE Real-Time Systems Symposium (RTSS) WiP, pp.49-52, 2008.

G. D. Plotkin, A Structural Approach to Operational Semantics, 1981.

F. Poletti, D. Bertozzi, A. Bogliolo, and L. Benini, Performance Analysis of Arbitration Policies for SoC Communication Architectures. Design Automation for Embedded Systems, pp.189-210, 2003.

A. Pop and A. Cohen, A stream-computing extension to OpenMP, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, HiPEAC '11, pp.5-14, 2011.
DOI : 10.1145/1944862.1944867
URL : https://hal.archives-ouvertes.fr/hal-00659411

D. Potop-butucaru, A. Azim, and S. Fischmeister, Semantics-preserving implementation of synchronous specifications over dynamic TDMA distributed architectures, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '10, pp.199-208, 2010.
DOI : 10.1145/1879021.1879048
URL : https://hal.archives-ouvertes.fr/inria-00544665

A. Prakash and H. D. Patel, An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.32, issue.11, pp.1819-1823, 2013.
DOI : 10.1109/TCAD.2013.2269768

W. Puffitsch and M. Schoeberl, On the scalability of time-predictable chip-multiprocessing, Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems, JTRES '12, pp.98-104, 2012.
DOI : 10.1145/2388936.2388953

R. Raman, J. Zhao, V. Sarkar, M. Vechev, and E. Yahav, Efficient Data Race Detection for Async-Finish Parallelism, Proceedings of the 1st International Conference on Runtime Verification, RV, pp.368-383, 2010.

P. Raymond and C. Maiza, Catherine Parent-Vigouroux, and Fabienne Carrier Timing Analysis Enhancement for Synchronous Program, Proceedings of the 21st International Conference on Real-Time Networks and Systems, RTNS, pp.141-150, 2013.

Z. Salcic, M. Biglari-abhari, and A. Bigdeli, REFLIX: A Processor Core for Reactive Embedded Applications, Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream, pp.945-954, 2002.
DOI : 10.1007/3-540-46117-5_97

Z. Salcic and A. Malik, GALS-HMP: A Heterogeneous Multiprocessor for Embedded Applications, ACM Trans. Embed. Comput. Syst, vol.12, issue.1s, pp.1-26, 2013.

A. Zoran, D. Salcic, P. S. Hui, M. Roop, and . Biglari-abhari, HiDRA -A Reactive Multiprocessor Architecture for Heterogeneous Embedded Systems, Microprocessors and Microsystems, vol.30, issue.2, pp.72-85, 2006.

M. Schoeberl, Time-Predictable Computer Architecture, EURASIP Journal on Embedded Systems, vol.23, issue.4, 2009.
DOI : 10.1109/40.592314

M. Schoeberl, P. Schleuniger, W. Puffitsch, F. Brandner, and C. W. Probst, Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach, Bringing Theory to Practice: Predictability and Performance in Embedded Systems of OpenAccess Series in Informatics (OASIcs), pp.11-21
URL : https://hal.archives-ouvertes.fr/inria-00585320

A. Schranzhofer, R. Pellizzoni, J. Chen, L. Thiele, and M. Caccamo, Timing Analysis for Resource Access Interference on Adaptive Resource Arbiters, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, pp.213-222, 2011.
DOI : 10.1109/RTAS.2011.28

J. T. Schwartz, Ultracomputers, ACM Transactions on Programming Languages and Systems, vol.2, issue.4, pp.484-521, 1980.
DOI : 10.1145/357114.357116

H. Shah, A. Raabe, and A. Knoll, Priority division: A high-speed shared-memory bus arbitration with bounded latency, 2011 Design, Automation & Test in Europe, pp.1-4, 2011.
DOI : 10.1109/DATE.2011.5763319

A. Sodan, J. Machina, A. Deshmeh, K. Macnaughton, and B. Esbaugh, Parallelism via Multithreaded and Multicore CPUs, Computer, vol.43, issue.3, pp.24-32, 2010.
DOI : 10.1109/MC.2010.75

J. Souyris, E. Le-pavec, G. Himbert, V. Jégu, G. Borios et al., Computing the Worst Case Execution Time of an Avionics Program by Abstract Interpretation, International Workshop on Worst-case Execution Time, WCET'05, pp.21-24, 2005.

A. James, T. G. Storer, and . Szymanski, Data Compression via Textual Substitution, J. ACM, vol.29, issue.4, pp.928-951, 1982.

V. Suhendra, A. Roychoudhury, and T. Mitra, Scratchpad Allocation for Concurrent Embedded Software, Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp.37-42, 2008.

O. Tardieu, A deterministic logical semantics for pure Esterel, ACM Transactions on Programming Languages and Systems, vol.29, issue.2, 2007.
DOI : 10.1145/1216374.1216376

O. Tardieu and S. A. Edwards, Scheduling-independent threads and exceptions in SHIM, Proceedings of the 6th ACM & IEEE International conference on Embedded software , EMSOFT '06, pp.142-151, 2006.
DOI : 10.1145/1176887.1176908

U. The and . Consortium, UPC Language Specifications, 2013.

S. Udayakumaran, A. Dominguez, and R. Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems, vol.5, issue.2, pp.472-511, 2006.
DOI : 10.1145/1151074.1151085

T. Ungerer, F. J. Cazorla, P. Sainrat, G. Bernat, Z. Petrov et al., Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability, IEEE Micro, vol.30, issue.5, pp.66-75, 2010.
DOI : 10.1109/MM.2010.78

G. Leslie and . Valiant, A Bridging Model for Parallel Computation, Commun. ACM, vol.33, issue.8, pp.103-111, 1990.

N. Vasudevan and S. A. Edwards, Celling SHIM, Proceedings of the 2009 ACM symposium on Applied Computing, SAC '09, pp.1626-1631, 2009.
DOI : 10.1145/1529282.1529649

R. Von-hanxleden, C. Synccharts-in, . Proposal, D. C. Light-weight, S. Mercer et al., Sequentially Constructive Concurrency - A Conservative Extension of the Synchronous Model of Computation, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, pp.225-234, 2009.
DOI : 10.7873/DATE.2013.128

J. Wang, P. S. Roop, and S. Andalam, ILPc: A Novel Approach for Scalable Timing Analysis of Synchronous Programs, International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), pp.1-10, 2013.

J. Whitham and N. Audsley, MCGREP--A Predictable Architecture for Embedded Real-Time Systems, 2006 27th IEEE International Real-Time Systems Symposium (RTSS'06), pp.13-24, 2006.
DOI : 10.1109/RTSS.2006.28

J. Whitham and N. Audsley, Implementing time-predictable load and store operations, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.265-274, 2009.
DOI : 10.1145/1629335.1629371

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem???overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, pp.1-53, 2008.
DOI : 10.1145/1347375.1347389

R. Wilhelm and D. Grund, Computation takes time, but how much?, Communications of the ACM, vol.57, issue.2, pp.94-103, 2014.
DOI : 10.1145/2500886

R. Wilhelm, D. Grund-reineke, M. Schlickling, M. Pister, and C. Ferdinand, Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.7, pp.966-978, 2009.
DOI : 10.1109/TCAD.2009.2013287

J. Wolf, M. Gerdes, F. Kluge, S. Uhrig, J. Mische et al., RTOS Support for Parallel Execution of Hard Real-Time Applications on the MERASA Multi-core Processor, 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp.193-201, 2010.
DOI : 10.1109/ISORC.2010.31

E. Yip, P. S. Roop, M. Biglari-abhari, and A. Girault, Programming and Timing Analysis of Parallel Programs on Multicores, 2013 13th International Conference on Application of Concurrency to System Design, 2013.
DOI : 10.1109/ACSD.2013.19
URL : https://hal.archives-ouvertes.fr/hal-00842402

P. S. Li-hsien-yoong, Z. Roop, F. Salcic, and . Gruian, Compiling Esterel for Distributed Execution, International Workshop on Synchronous Languages, Applications , and Programming (SLAP), 2006.

S. Yuan, Architectures Specific Compilation for Efficient Execution of Esterel, 2013.

S. Yuan, S. Andalam, P. S. Li-hsien-yoong, Z. Roop, and . Salcic, STARPro ??? A new multithreaded direct execution platform for Esterel, Electronic Notes in Theoretical Computer Science, vol.238, issue.1, pp.37-55, 2009.
DOI : 10.1016/j.entcs.2008.01.005

S. Yuan, L. H. Yoong, and P. S. Roop, Compiling Esterel for Multi-core Execution, 2011 14th Euromicro Conference on Digital System Design, pp.727-735, 2011.
DOI : 10.1109/DSD.2011.97

Y. Zhang and B. Ford, A virtual memory foundation for scalable deterministic parallelism, Proceedings of the Second Asia-Pacific Workshop on Systems, APSys '11, 2011.
DOI : 10.1145/2103799.2103808

M. Zimmer, D. Broman, C. Shaver, and E. A. Lee, FlexPRET: A processor platform for mixed-criticality systems, 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014.
DOI : 10.1109/RTAS.2014.6925994

R. N°-8943 and R. Centre-grenoble-?-rhône-alpes, Inovallée 655 avenue de l'Europe Montbonnot 38334 Saint Ismier Cedex Publisher Inria Domaine de Voluceau -Rocquencourt BP 105 -78153 Le Chesnay Cedex inria, pp.249-6399