C. André, Syntax and semantics of the Clock Constraint Specification Language (CCSL), Research Report, vol.6925, 2009.

A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, vol.91, issue.1, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

L. P. Carloni, K. L. Mcmillan, and A. L. Sangiovanni-vincentelli, Theory of latency-insensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, pp.1059-1076, 2001.
DOI : 10.1109/43.945302

P. Cousot, Abstract interpretation, ACM Computing Surveys, vol.28, issue.2, pp.324-328, 1996.
DOI : 10.1145/234528.234740
URL : https://hal.archives-ouvertes.fr/hal-01108790

J. Deantoni and F. Mallet, TimeSquare: Treat Your Models with Logical Time, Lecture Notes in Computer Science, vol.7304, issue.50, pp.34-41, 2012.
DOI : 10.1007/978-3-642-30561-0_4
URL : https://hal.archives-ouvertes.fr/hal-00688590

S. Eker, J. Meseguer, and A. Sridharanarayanan, The Maude LTL Model Checker, 4th WRLA, ENTCS 71, pp.162-187, 2002.
DOI : 10.1016/S1571-0661(05)82534-4

R. Gascon, F. Mallet, and J. Deantoni, Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL, 2011 Eighteenth International Symposium on Temporal Representation and Reasoning, pp.141-148, 2011.
DOI : 10.1109/TIME.2011.10
URL : https://hal.archives-ouvertes.fr/inria-00540738

L. Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, vol.21, issue.7, pp.558-565, 1978.
DOI : 10.1145/359545.359563

J. Leroux and G. Sutre, Flat Counter Automata Almost Everywhere!, Lecture Notes in Computer Science, vol.3707, pp.489-503, 2005.
DOI : 10.1007/11562948_36
URL : https://hal.archives-ouvertes.fr/hal-00346310

F. Mallet, C. André, and R. De-simone, Clock constraint specification language: specifying clock constraints with UML/MARTE, Innovations in Systems and Software Engineering, vol.17, issue.12, pp.309-314, 2008.
DOI : 10.1007/s11334-008-0055-2

F. Mallet, J. V. Millo, and R. De-simone, Safe CCSL specifications and marked graphs, 11th ACM/IEEE Int. Conf. on Formal Methods and Models for Codesign, pp.157-166, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00913962

F. Mallet and R. De-simone, Correctness issues on MARTE/CCSL constraints, Science of Computer Programming, vol.106, pp.78-92, 2015.
DOI : 10.1016/j.scico.2015.03.001
URL : https://hal.archives-ouvertes.fr/hal-01257978

D. Potop-butucaru, R. De-simone, and J. Talpin, The Synchronous Hypothesis and Polychronous Languages, 2009.

L. Yin, F. Mallet, and J. Liu, Verification of MARTE/CCSL Time Requirements in Promela/SPIN, 2011 16th IEEE International Conference on Engineering of Complex Computer Systems, pp.65-74, 2011.
DOI : 10.1109/ICECCS.2011.14
URL : https://hal.archives-ouvertes.fr/hal-00650621

H. Yu, J. Talpin, L. Besnard, T. Gautier, H. Marchand et al., Polychronous controller synthesis from MARTE CCSL timing specifications, Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011), pp.21-30, 2011.
DOI : 10.1109/MEMCOD.2011.5970507
URL : https://hal.archives-ouvertes.fr/inria-00594942