D. A. Jimenéz and C. Lin, Neural methods for dynamic branch prediction, ACM Transactions on Computer Systems, vol.20, issue.4, 2002.
DOI : 10.1145/571637.571639

A. Daniel and . Jiménez, Oh-snap: Optimized hybrid scaled neural analog predictor, Proceedings of the 3rd Championship on Branch Prediction, 2011.

G. H. Loh and D. S. Henry, Predicting conditional branches with fusion-based hybrid predictors, Proceedings.International Conference on Parallel Architectures and Compilation Techniques, 2002.
DOI : 10.1109/PACT.2002.1106015

P. Michaud, Five poTAGEs and a COLT for an unrealistic predictor, Proceedings of the 4th Championship Branch Prediction, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01087692

P. Michaud and A. Seznec, Pushing the branch predictability limits with the multi-potage+sc predictor, Proceedings of the 4th Championship on Branch Prediction, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01087719

A. Seznec, Revisiting the perceptron predictor. PI- 1620, 2004.

A. Seznec, Analysis of the O-GEHL branch predictor, Proceedings of the 32nd Annual International Symposium on Computer Architecture, 2005.

A. Seznec, A 64 kbytes ISL-TAGE branch predictor, Proceedings of the 3rd Championship Branch Prediction, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00639040

A. Seznec, A new case for the TAGE branch predictor, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11, 2011.
DOI : 10.1145/2155620.2155635
URL : https://hal.archives-ouvertes.fr/hal-00639193

A. Seznec, Tage-sc-l branch predictors, Proceedings of the 4th Championship on Branch Prediction, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01086920

A. Seznec, Tage-sc-l branch predictors again, submitted to the 5th Championship on Branch Prediction, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01354253

A. Seznec and P. Michaud, A case for (partially)-tagged geometric history length predic- tors, Journal of Instruction Level Parallelism, 2006.

A. Seznec, J. S. Miguel, and J. Albericio, The inner most loop iteration counter, Proceedings of the 48th International Symposium on Microarchitecture, MICRO-48, pp.347-357, 2015.
DOI : 10.1145/2830772.2830831
URL : https://hal.archives-ouvertes.fr/hal-01208347