Y. Ishii, K. Kuroyanagi, T. Sawada, M. Inaba, and K. Hiraki, Revisiting local history for improving fused two-level branch predictor, Proceedings of the 3rd Championship on Branch Prediction, 2011.

A. Daniel and . Jiménez, Oh-snap: Optimized hybrid scaled neural analog predictor, Proceedings of the 3rd Championship on Branch Prediction, 2011.

K. Moinuddin, A. Qureshi, Y. N. Jaleel, . Patt, C. Simon et al., Adaptive insertion policies for high performance caching, 34th International Symposium on Computer Architecture, pp.381-391, 2007.

A. Seznec, Analysis of the O-GEHL branch predictor, Proceedings of the 32nd Annual International Symposium on Computer Architecture, 2005.

A. Seznec, S. Felix, V. Krishnan, and Y. Sazeidès, Design tradeoffs for the ev8 branch predictor, Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002.

A. Seznec, The L-TAGE branch predic- tor, Journal of Instruction Level Parallelism, 2007.

A. Seznec, A 64 kbytes ISL-TAGE branch predictor, Proceedings of the 3rd Championship Branch Prediction, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00639040

A. Seznec, A new case for the TAGE branch predictor, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11, 2011.
DOI : 10.1145/2155620.2155635
URL : https://hal.archives-ouvertes.fr/hal-00639193

A. Seznec, Storage free confidence estimation for the TAGE branch predictor, 2011 IEEE 17th International Symposium on High Performance Computer Architecture, 2011.
DOI : 10.1109/HPCA.2011.5749750
URL : https://hal.archives-ouvertes.fr/inria-00512130

A. Seznec, Tage-sc-l branch predictors, Proceedings of the 4th Championship on Branch Prediction, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01086920

A. Seznec and P. Michaud, A case for (partially)-tagged geometric history length predic- tors, Journal of Instruction Level Parallelism, 2006.

A. Seznec, J. S. Miguel, and J. Albericio, The inner most loop iteration counter, Proceedings of the 48th International Symposium on Microarchitecture, MICRO-48, pp.347-357, 2015.
DOI : 10.1145/2830772.2830831
URL : https://hal.archives-ouvertes.fr/hal-01208347