E. Maricau and G. Gielen, Computer-Aided Analog Circuit Design for Reliability in Nanometer CMOS, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.1, issue.1, pp.50-58, 2011.
DOI : 10.1109/JETCAS.2011.2135470

D. Ghai, S. Mohanty, and E. Kougianos, Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1339-1342, 2009.
DOI : 10.1109/TVLSI.2008.2002046

D. Ghai, S. Mohanty, and E. Kougianos, Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design, 9th International Symposium on Quality Electronic Design (isqed 2008), pp.330-333, 2008.
DOI : 10.1109/ISQED.2008.4479750

O. Garitselov, S. Mohanty, and E. Kougianos, Fast optimization of nano-CMOS mixed-signal circuits through accurate metamodeling, 2011 12th International Symposium on Quality Electronic Design, pp.1-6, 2011.
DOI : 10.1109/ISQED.2011.5770758

R. Murakami, S. Hara, K. Okada, and A. Matsuzawa, Design optimization of voltage controlled oscillators in consideration of parasitic capacitance, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, pp.1010-1013, 2009.
DOI : 10.1109/MWSCAS.2009.5235972

A. Fard, Analysis and Design of Low-Phase-Noise Integrated Voltage-Controlled Oscillators for Wide-Band RF Front-Ends, 2006.

D. Shah, K. Siva, G. Girishankar, and N. S. Nagaaj, Optimizing Interconnect for Performance in Standard Cell Library, APCCAS 2006, 2006 IEEE Asia Pacific Conference on Circuits and Systems, 2006.
DOI : 10.1109/APCCAS.2006.342397

D. Ma, G. Shi, and A. Lee, A design platform for analog device size sensitivity analysis and visualization, 2010 IEEE Asia Pacific Conference on Circuits and Systems, pp.48-51, 2010.
DOI : 10.1109/APCCAS.2010.5774855

G. Shi and X. Meng, Variational analog integrated circuit design via symbolic sensitivity analysis, 2009 IEEE International Symposium on Circuits and Systems, pp.3002-3005, 2009.
DOI : 10.1109/ISCAS.2009.5118434

I. Gutierrez, J. Meléndez, and E. Hernández, Design and Characterization of Integrated Varactors for RF Applications, 2007.
DOI : 10.1002/9780470035924

E. Maricau, G. Gielen, and . Pereira, Computer-Aided Analog Circuit Design for Reliability in Nanometer CMOS, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.1, issue.1, pp.5-58, 2011.
DOI : 10.1109/JETCAS.2011.2135470

A. Nieuwoudt and Y. Massoud, Robust automated synthesis methodology for integrated spiral inductors with variability, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005., pp.502-507, 2005.
DOI : 10.1109/ICCAD.2005.1560119

J. Park, K. Choi, and D. Allstot, Parasitic-Aware RF Circuit Design and Optimization, IEEE Transactions on Circuits and Systems I: Regular Papers, pp.1953-1966, 2004.
DOI : 10.1109/TCSI.2004.835691

D. Ham, Trade-Offs in Analog Circuit Design. Design of Integrated LC VCOs, pp.517-549, 2002.

R. Fiorelli, F. Silveira, and E. Peralas, Phase noise - consumption trade-off in low power RF-LC-VCO design in micro and nanometric technologies, Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design Chip on the Dunes, SBCCI '09, pp.1-6, 2009.
DOI : 10.1145/1601896.1601918

B. Issa, D. Akacha, S. Kachouri, A. Samet, and M. , Graphical optimization of 4GHz CMOS LC-VCO, 4th International Conference on Design Technology of Integrated Systems in Nanoscal Era (DTIS), pp.33-37, 2009.

P. Pereira, H. Fino, M. Coito, F. Ventim-neves, and M. , RF integrated inductor modeling and its application to optimization-based design, Analog Integrated Circuits and Signal Processing, vol.47, issue.1, 2011.
DOI : 10.1007/s10470-011-9682-x

P. Pereira, M. Fino, F. Coito, and M. Ventim-neves, GADISI ??? Genetic Algorithms Applied to the Automatic Design of Integrated Spiral Inductors, Doctoral Conference on Computing, Electrical and Industrial SystemsDoCEIS) Emerging Trends in Technological Innovation, pp.515-522, 2010.
DOI : 10.1109/LED.2003.822652
URL : https://hal.archives-ouvertes.fr/hal-01060777

X. Li, H. Xu, G. Shi, and A. Tai, Hierarchical symbolic sensitivity computation with applications to large amplifier circuit design, 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp.2733-2736, 2011.
DOI : 10.1109/ISCAS.2011.5938170

P. Pereira, H. Fino, F. Coito, and M. Ventim-neves, ADISI- An efficient tool for the automatic design of integrated spiral inductors, 2009 16th IEEE International Conference on Electronics, Circuits and Systems, (ICECS 2009), pp.799-802, 2009.
DOI : 10.1109/ICECS.2009.5410776