

## Electroforming Process in Metal-Oxide-Polymer Resistive Switching Memories

Qian Chen, Henrique Gomes, Asal Kiazadeh, Paulo Rocha, Dago Leeuw,  
Stefan Meskers

► **To cite this version:**

Qian Chen, Henrique Gomes, Asal Kiazadeh, Paulo Rocha, Dago Leeuw, et al.. Electroforming Process in Metal-Oxide-Polymer Resistive Switching Memories. Luis M. Camarinha-Matos; Ehsan Shahamatnia; Gonçalo Nunes. 3rd Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Feb 2012, Costa de Caparica, Portugal. Springer, IFIP Advances in Information and Communication Technology, AICT-372, pp.527-534, 2012, Technological Innovation for Value Creation. <10.1007/978-3-642-28255-3\_58>. <hal-01365772>

**HAL Id: hal-01365772**

**<https://hal.inria.fr/hal-01365772>**

Submitted on 13 Sep 2016

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



# Electroforming Process in Metal-Oxide-Polymer Resistive Switching Memories

Q. Chen<sup>1</sup>, H.L. Gomes<sup>1</sup>, D.M. De Leeuw<sup>2</sup>, and S.C.J. Meskers<sup>3</sup>

<sup>1</sup>Center of Electronics Optoelectronics and Telecommunications (CEOT)  
Universidade do Algarve, Campus de Gambelas, 8000-139 Faro, Portugal,

<sup>2</sup>Philips Research Labs, High Tech. Campus, 5656 AE Eindhoven, The Netherlands

<sup>3</sup>Molecular Materials and Nanosystems, Eindhoven University of Technology,  
P.O. Box 513, 5600 MB Eindhoven, The Netherlands

**Abstract.** Electroforming of an Al/Al<sub>2</sub>O<sub>3</sub>/polymer/Al resistive switching diode is reported. Electroforming is a dielectric soft-breakdown mechanism leading to hysteretic current-voltage characteristics and non-volatile memory behavior. Electron trapping occurs at early stages of electroforming. Trapping is physically located at the oxide/polymer interface. The detrapping kinetics is faster under reverse bias and for thicker oxides layers. Thermally detrapping experiments give a trap depth of 0.65 eV and a density of  $5 \times 10^{17}$  /cm<sup>2</sup>. It is proposed that the trapped electrons induce a dipole layer across the oxide. The associated electric field triggers breakdown and ultimately dictate the overall memory characteristics.

**Keywords:** Resistive Random Access Memory (RRAM), Electroforming Soft-Breakdown, Non-Volatile Memory.

## 1 Introduction

Metal-Insulator-Metal (MIM) structures based on oxides shown resistive switching [1] properties and they are being considered interesting for the resistive random access memories (RRAMs) [2]. This simple diode structure, whose resistance can be programmed reversibly to be high or low, offers an interesting opportunity for application in high-density memory arrays, either as a memory [3] element in its own right or coupled to CMOS [4] addressing logic. One type offering excellent prospects is the metal-oxide-polymer diode Al/Al<sub>2</sub>O<sub>3</sub>/polymer/metal. Al<sub>2</sub>O<sub>3</sub> [5] has been studied since 1962, when Hickmott [6] first reported that resistive switching occurs as a result of applied electric field. Studies of post-breakdown conduction in MIS capacitors were also preformed by Srivastaya and Bhattacharyya [7] using Al/Al<sub>2</sub>O<sub>3</sub>/Cds capacitors. Their sample exhibited bistable switching between two states in the post-breakdown stage, and they conclude that the conduction involved field ionization of traps [8] in both states. Later, Shatzkes, Av-Ron, and Anderson [9] studied the post-breakdown conduction of thick (20-100nm) SiO<sub>2</sub> films in metal-oxide-semiconductor (MOS) structures. They used Al/SiO<sub>2</sub>/Si and Cr/SiO<sub>2</sub>/Si capacitors and also obtained a controlled switching between two conduction states, the breakdown [10] being the change from the low to a high conductivity state. More

recently, the study of the breakdown and post-breakdown conduction through thin-oxide Cr/SiO<sub>2</sub>/Si capacitors also suggested that the breakdown could be understood as reversible change between two different conduction states. The nature of the defects [11] created during the soft-breakdown remains a matter of debate, for binary oxides such as TiO<sub>2</sub> [12], ZrO<sub>2</sub> [13], and Al<sub>2</sub>O<sub>3</sub>, it is commonly accepted that they are oxygen vacancies [14].

The objective of this study is to get insight into the early stages leading to a soft-breakdown or electroforming [15]. Evidences [16] are provided showing that breakdown is preceded by electron trapping [17] at the oxide/polymer interface. The accumulated charge creates an internal electric field that eventually causes the rupture of the dielectric. Understanding the early stage of electroforming may allow us to optimize the electroforming procedure and fabricate resistive switching diodes with better memory characteristics. Furthermore, the role of the polymer layer in controlling the soft-breakdown mechanism [18] may be better understood.

## 2 Contribution to Value Creation


This study provides insight into the mechanism that changes a typical insulator material such as Al<sub>2</sub>O<sub>3</sub> into an electrical bistable material interesting for RRAMs. The change in the electrical properties is caused by soft-breakdown process. The polymer layer added in series with Al<sub>2</sub>O<sub>3</sub> plays a crucial role preventing thermal damage caused by Joule heating. Furthermore, it provides trapping sites that promote the establishment of a dipole layer across the oxide. The knowledge gained about the role of this dipole layer in controlling the dielectric breakdown will allow us to optimize the diode structure for non-volatile memory applications.

## 3 Device Description

The diode structure shown in Fig. 1 consists of an Al bottom electrode, a sputtered layer of Al<sub>2</sub>O<sub>3</sub> (20 nm), a spirofluorene polymer (80 nm), and a Ba/Al (5 nm/100 nm) top electrode that forms an Ohmic contact with the polymer. The devices with an active area of 1 and 9 mm<sup>2</sup> were encapsulated to exclude O<sub>2</sub> and H<sub>2</sub>O. In all cases, positive bias voltage refers to the bottom Al electrode being positive with respect to the top Ba electrode. Current–voltage (*J*-*V*) curves were obtained using a Keithley 487 picoammeter.


## 4 Experimental Results

The pristine devices were turned into programmable resistive switching memories by applying a 12V voltage ramp as will be described in detail below. After this electroforming process, the devices exhibit bistable *J*-*V* characteristics and a negative differential resistance (NDR) region in the on-state, as shown in Fig. 2.




**Fig. 1.** (a) Schematic diagram showing the physical structure of the memory device, (b) photograph of an encapsulated device containing a number of diodes

At room temperature, the memory can be switched between off- and on-state by applying voltage pulses with amplitudes corresponding to the top and bottom of the NDR. The device behaves as a non-volatile memory.



**Fig. 2.**  $J$ - $V$  characteristics of the device in the off- and in the on-state

Next we will focus on the electroforming process. Fig. 3 represents the electroforming of the diode. The bias voltage was swept at a ramp rate of 0.1V/s up to 10V and the current density recorded with time. The  $J$ - $V$  characteristic shows three distinct regions. In the first stage, region (I), for voltages in the range between 0 and 8V, we observe a pronounced hysteresis in the current-voltage characteristics. In region (II), at bias voltages between 8V and 10V, the current rises exponentially with bias and is due to tunneling of electrons through the oxide. In this regime no hysteresis is observed. Finally in region (III), near 10V, the current rises steeply and becomes noisy which are both typical characteristics of soft breakdown of the oxide. This process is irreversible; the electrical characteristics have changed permanently. The formed device behaves as a non-volatile memory as previously described in Fig. 2.




**Fig. 3.** Typical current-voltage characteristics during electroforming of Al/Al<sub>2</sub>O<sub>3</sub>/polyspirofluorene/Ba/Al diode

To get insight into the mechanism we need first to understand the behavior in region (I). In the forward scan, the current increases with bias. However, in the backward scan the current is negligible. Actually the current level on the return scan is approximately equal to the displacement current associated with the device geometrical capacitance. The original hysteresis loops can be restored after resting for a few hours or days. These  $J$ - $V$  loops are fully reversible. This behavior suggests that the observed hysteresis results from traps that fill in a time scale of seconds but empty slowly, on a time scale of hours. Since this process occurs only when negative bias is applied to the barium electrode, we propose that electrons injected by the barium electrode flow through the polymer layer and they accumulate at the oxide/polymer interface. The electrons must then be compensated by holes located in the aluminum electrode. When the charge build-up is high enough the associated electric field across the oxide layer forces a current (via Fowler–Nordheim or direct tunneling) through the oxide, this current create defects. When a critical defect density is reached the system breaks down and forms a percolation path of defects in the oxide.

Our objective is to get information about the trapped electrons. However, they are too deep to be observed by conventional techniques such as impedance spectroscopy and deep level transient spectroscopy. This is confirmed by the fact that under short-circuit conditions they take hours to discharge. In order to get insight into the dynamics of these traps, we devise a way to study the temporal dynamics of the forming loops. For a particular  $J$ - $V$  loop we defined an onset voltage as the voltage where the current starts to rise. This is illustrated in Fig. 4. The intercept of the dashed line with the voltage axis is assumed to be the onset voltage. First the diodes are brought to a maximum onset voltage of 5 V. When the diode is left resting under short circuited conditions the onset voltage will move slowly with time to towards 0 V. The time dynamics of the onset voltage was monitored as function of time for different oxide thickness. The onset voltage follows an exponential law as function of

time. Fig. 5 shows the logarithm of onset voltage as function of time for different oxide thickness.



**Fig. 4.** Time dependence of the electroforming loops. A device electroformed to 5V will approximately have the onset voltage of 5V (*curve (a)*). By leaving the device resting in dark, the forming loop (*a*) will evolve to curve (*b*) and eventually (*c*). The onset voltage estimated by the intercept with the voltage axis (*dash line*) will decrease with time to below 1V


The thinner the oxide the slower is the recover process. The inset of Fig. 5 shows the relaxation time ( $\tau$ ) for different oxide thickness. It varies from 1 hour for a 20 nm oxide to 0.5 hour for a 50 nm thick oxide. Since the electrons must be neutralized by opposite charges at the aluminum electrode, the thicker the oxide layer the weak is the electric field associated with the dipole layer. This facilitates the trap emptying process.

In order to confirm that the electric field associated with the dipole layer favors the trapping, experiments were carried out under a reverse bias. When a reverse negative bias in the aluminum is applied compensating holes are forced out by the external bias. The accumulated electrons are no longer compensated by holes on the other side of the oxide layer. It is then expected that the emptying process should be faster.


Fig. 6(a) shows the change in onset volt for a reverse field of -5V to fully recover the  $J$ - $V$  loop it takes approximately 100 seconds while under zero bias would take days to fully recover. Fig. 6(b) shows the recovery on onset voltage for increasing reverse bias under constant time (100s). The higher the reverse bias the larger is the onset voltage recovers.

In order to obtain the trap signature the detrapping time constant have to be determined for different temperatures. These experiments are current under way. However, one of the simplest methods used to study deep traps in semiconductors was the technique of thermally stimulated conductivity (TSC). In this experiment the traps are filled with the sample at low temperature then, upon heating, the trapped carries are released to the appropriate band and there is an increase in free carries density and hence in the conductivity. The amount of trapped charge is finite, being

determined by the number of traps, and as the temperature is increase further all the trapped carriers are eventually released. Since excess carriers in the bands recombine the conductivity eventually falls, so there is a peak in a plot of the conductivity change as a function of temperature. The temperature at which this peak occurs is related to the energy level of the trap and the area under the peak is related to the trap concentration.



**Fig. 5.** Semi-log plot of the onset voltage as function of time for different oxide thickness. Inset shows that relaxation time constant ( $\tau$ ) decreases linearly with the oxide thickness



**Fig. 6.** (a) Change in onset voltage as function of time when a reverse voltage (-5V) is applied; (b) change in onset voltage for increasing reverse bias measured with a fixed time duration ( $t=100s$ )

In this measurement, we pre-formed the sample up to 5 V to fill the electron traps and keep the voltage applied while the device is cooled down to 240 K. Then we measure the short-circuited current while the temperature is rising up to 340 K with a heating rate of 1K/min. The thermal detrapping current is shown in Fig.7. The curve was fitted using the Cowell and Woods [19] method and the simplified expression [20]:

$$I = \frac{A \exp(-\theta)}{[1 + B \exp(-\theta)\theta^{-2}]^2} \quad (1)$$

where:

$$A = n_t \tau \mu \nu \quad (2)$$

$n_t$  is the trapped carriers,  $\nu$  the attempt to escape frequency,  $\tau$  the trap time constant and  $\mu$  the carrier mobility.

$$B = \frac{\nu \Delta E}{\beta k} \quad (3)$$

Beta is the heating rate,  $k$  is the Boltzmann constant and  $T$  the temperature:


$$\Theta = \frac{\Delta E}{kT} \quad (4)$$

The trap concentration is related to the area ( $A$ ) under the peak by:

$$N_t = \frac{A}{|e|\beta Z} \quad (5)$$

where  $Z$  is the sample thickness.

From the fit to the TSC curve using expression (1) gives a trap energetic depth of  $E_a=0.65\text{eV}$ . The area under the curves provides a trap density of  $5 \times 10^{17}$  charge/cm<sup>2</sup>. Assuming that they are interface traps.



**Fig. 7.** Thermally stimulated current measured under short-circuited condition. The peak area provides a trap concentration with activation energy of 0.65eV



## 5 Conclusions

In summary, we have determined density and energetic location of electron traps in polymer-oxide memories employing a thermal stimulated current method. The trapped charges establish an electric field across the oxide. When the internal field reaches a critical value, soft-breakdown occurs, yielding an active memory diode.

This controlled soft-breakdown mechanism allows for better tuning of the memory characteristics in respect oxide only memories.

**Acknowledgements.** We gratefully acknowledge the financial support received from the Dutch Polymer Institute (DPI), project n.º 703, from Fundação para Ciência e Tecnologia (FCT) through the research Unit, Center of Electronics Optoelectronics and Telecommunications (CEOT), REEQ/601/EEI/2005 and the POCI 2010, FEDER.

## References

- 1 Kukreja, L.M., Das, A.K., Misra, P.: *Bull. Mater. Sci.* 32, 247–252 (2009)
  - 2 Akinaga, H., Shima, H.: *Proceedings of the IEEE* 98, 2237–2251 (2010)
  - 3 Sawa, A.: *Materials Today* 11, 28–36 (2008)
  - 4 Robertson, J.: *Eur. Phys. J. Appl. Phys.* 28, 265–291 (2004)
  - 5 Specht, M., Reisinger, H., Hofmann, F., Schulz, T., Landgraf, E., Luyken, R.J., Rösner, W., Grieb, M., Risch, L.: *Solid-State Electronics* 49, 716–720 (2005)
  - 6 Hickmott, T.W.: *J. Appl. Phys.* 33, 2669–2682 (1962)
  - 7 Srivastava, S.K., Bhattacharyya, R.: *Thin Solid Films* 9, 357–361 (1972)
  - 8 Bory, B.F., Meskers, S.C.J., Janssen, R.A.J., Gomes, H.L., Leeuw, D.M. De: *Appl. Phys. Lett.* 97, 222106 (2010)
  - 9 Shatzkes, M., Avron, M., Anderson, R.M.: *J. Appl. Phys.* 45, 2065–2077 (1974)
  - 10 Hickmott, T.W.: *J. Appl. Phys.* 88, 2805–2812 (2000)
  - 11 Liu, D., Robertson, J.: *Microelectronic Engineering* 86, 1668–1671 (2009)
  - 12 Heuer, A.H.: *J. of the European Ceramic Society* 28, 1495–1507 (2008)
  - 13 Li, Y.T., Long, S.B., Lv, H.B., Liu, Q., Wang, Y., Zhang, S., Lian, W.T., Wang, M., Zhang, K.W., Xie, H.W., Liu, S., Liu, M.: *Nanotechnology* 22, 254028–254032 (2011)
  - 14 Andreasson, B.P., Janousch, M., Staub, U., Meijer, G. I., Ramar, A., Krbanjevic, J., Schaeublin, R.: *J. of Phys.* 190, 012074 (2009)
  - 15 Oxley, D.P.: *Electrocomponent Sci. Technol.* 3, 217–224 (1977)
  - 16 Mills, C.A., Taylor, D.M., Riul, A.Jr., Lee, A.P.: *J. Appl. Phys.* 91, 5182–5189 (2002)
  - 17 De Nijs, J.M.M., Balk, P.: *Microelectronic Engineering* 22, 123–126 (1993)
  - 18 Hickmott, T.W.: *J. Appl. Phys.* 88, 2805–2812 (2000)
  - 19 Cowell, T.A.T., Woods, J., *Br. J. Appl. Phys.* 18, 1045–1051 (1967)
  - 20 Meier, M., Schwoerer, M.: *J. Appl. Phys.* 84, 87–92 (1998)
-