Automating the pipeline of arithmetic datapaths

Matei Istoan 1 Florent de Dinechin 1
1 SOCRATE - Software and Cognitive radio for telecommunications
Inria Grenoble - Rhône-Alpes, CITI - CITI Centre of Innovation in Telecommunications and Integration of services
Abstract : This article presents the new framework for semi-automatic circuit pipelining that will be used in future releases of the FloPoCo generator. From a single description of an operator or datapath, optimized implementations are obtained automatically for a wide range of FPGA targets and a wide range of frequency/latency trade-offs. Compared to previous versions of FloPoCo, the level of abstraction has been raised, enabling easier development, shorter generator code, and better pipeline optimization. The proposed approach is also more flexible than fully automatic pipelining approaches based on retiming: In the proposed technique, the incremental construction of the pipeline along with the circuit graph enables architectural design decisions that depend on the pipeline. These allow pipeline-dependent changes to the circuit graph for finer optimization.
Document type :
Conference papers
Liste complète des métadonnées

Cited literature [8 references]  Display  Hide  Download

https://hal.inria.fr/hal-01373937
Contributor : Florent de Dinechin <>
Submitted on : Friday, December 16, 2016 - 4:07:53 PM
Last modification on : Saturday, October 27, 2018 - 1:20:15 AM
Document(s) archivé(s) le : Monday, March 27, 2017 - 11:51:07 PM

File

flopoco_new_pipeline.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01373937, version 2

Collections

Citation

Matei Istoan, Florent de Dinechin. Automating the pipeline of arithmetic datapaths. Design, Automation & Test in Europe Conference & Exhibition (DATE 2017), Mar 2017, Lausanne, Switzerland. ⟨hal-01373937v2⟩

Share

Metrics

Record views

385

Files downloads

297