C. E. Leiserson and J. B. Saxe, Retiming synchronous circuitry, Algorithmica, vol.9, issue.No. 1, pp.5-35, 1991.
DOI : 10.1007/BF01759032
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.368.3222

F. De-dinechin and B. Pasca, Designing Custom Arithmetic Data Paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011.
DOI : 10.1109/MDT.2011.44
URL : https://hal.archives-ouvertes.fr/ensl-00646282

A. J. Chung, K. Cobden, M. Jervis, M. Langhammer, and B. Pasca, Tools and techniques for efficient high-level system design on FPGAs, First International Workshop on FPGAs for Software Programmers, 2014.

B. Gaide, Methods of pipelining a data path in an integrated circuit, p.71, 2014.

I. Ganusov, H. Fraisse, A. N. Ng, R. T. Possignolo, and S. Das, Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs, 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016.
DOI : 10.1109/FPL.2016.7577344

G. Venkataramani and Y. Gu, System-Level Retiming and Pipelining, 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, pp.80-87, 2014.
DOI : 10.1109/FCCM.2014.30

N. Brunie, F. De-dinechin, M. Istoan, G. Sergent, K. Illyes et al., Arithmetic core generation using bit heaps, 2013 23rd International Conference on Field programmable Logic and Applications, 2013.
DOI : 10.1109/FPL.2013.6645544
URL : https://hal.archives-ouvertes.fr/ensl-00738412

M. Kumm and P. Zipf, Pipelined compressor tree optimization using integer linear programming, 2014 24th International Conference on Field Programmable Logic and Applications (FPL), 2014.
DOI : 10.1109/FPL.2014.6927468