S. Yamashita, H. Yoshida, and M. Fujita, Increasing Yield Using Partially-Programmable Circuits, Proc. of Workshop on Synthesis And System Integration of Mixed Information technologies, pp.237-242, 2010.

S. Jo, T. Matsumoto, and M. Fujita, SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions, 2012 IEEE 21st Asian Test Symposium, pp.19-24, 2012.
DOI : 10.1109/ATS.2012.55

M. Janota and J. Marques-silva, Abstraction-Based Algorithm for 2QBF, Theory and Applications of Satisfiability Testing (SAT) 2011, pp.230-244, 2011.
DOI : 10.1006/jcss.2001.1775

M. Janota, W. Klieber, J. Marques-silva, and E. Clarke, Solving QBF with counterexample guided refinement, Theory and Applications of Satisfiability Testing (SAT) 2012. LNCS, pp.114-128, 2012.
DOI : 10.1016/j.artint.2016.01.004

A. Ling, P. Singh, and S. D. Brown, FPGA Logic Synthesis Using Quantified Boolean Satisfiability, Theory and Applications of Satisfiaility Testing, pp.444-450, 2005.
DOI : 10.1007/11499107_37

S. Lezama, A. Tancau, L. Bodik, R. Seshia, S. A. Saraswat et al., Combinatorial sketching for finite programs, Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pp.404-415, 2006.

M. Fujita, S. Jo, S. Ono, and T. Matsumoto, Partial synthesis through sampling with and without specification, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.787-794, 2013.
DOI : 10.1109/ICCAD.2013.6691203

F. Ali, M. Veneris, A. Smith, A. Safarpour, S. Drechsler et al., Debugging sequential circuits using Boolean satisfiability, IEEE/ACM International Conference on Computer Aided Design, pp.204-209, 2004.

K. Oshima and T. Matsumoto, Masahiro Fujita: A debugging method for gate level circuit designs by introducing programmability, IFIP WG10.5 VLSI-SoC, pp.78-83, 2013.

R. Brayton and A. Mishchenko, ABC: An Academic Industrial-Strength Verification Tool, Computer Aided Verification, pp.24-40, 2010.
DOI : 10.1007/978-3-642-14295-6_5

M. S. Abadir, J. Ferguson, and T. E. Kirkland, Logic design verification via test generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.7, issue.1
DOI : 10.1109/43.3141

A. Mishchenko, Enumeration of irredundant circuit structures, Proc. of International Workshop on Logic and Synthesis, 2014.