Gate Sizing Under Uncertainty

Abstract : We present a gate sizing approach to efficiently utilize gate switching activity (SA) and gate input vector control leakage (IVC) uncertainty factors in the objective function in order enable more efficient power and speed yield trade-offs. Our algorithm conducts iterative gate freezing and unlocking with cut-based search for the most beneficial gate sizes under delay constraints. In an iterative flow, we interchangeably conduct gate sizing and IVC refinement to adapt to new circuit configurations. We evaluate our approach on benchmarks in 45 nm technology and demonstrate up to 62 % (29 % avg.) energy savings compared to a traditional objective function that does not consider SA and IVC. We further adapt our approach to optimize yield objectives by addressing processing variation (PV). Significant improvements were achieved under identical timing yield targets of up to 84 % max (55 % avg.) and 74 % max (25 % avg.) mean-power savings for selected ISCAS-85 and ITC-99 benchmarks, respectively.
Type de document :
Communication dans un congrès
Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.23-47, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_2〉
Liste complète des métadonnées

Littérature citée [17 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01380297
Contributeur : Hal Ifip <>
Soumis le : mercredi 12 octobre 2016 - 17:38:52
Dernière modification le : mercredi 3 janvier 2018 - 11:35:44
Document(s) archivé(s) le : samedi 4 février 2017 - 20:31:19

Fichier

367527_1_En_2_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Nathaniel Conos, Saro Meguerdichian, Miodrag Potkonjak. Gate Sizing Under Uncertainty. Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.23-47, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_2〉. 〈hal-01380297〉

Partager

Métriques

Consultations de la notice

37

Téléchargements de fichiers

1