V. Sharma, A 4.4 pJ/access 80 MHz, 128 kbit variability resilient SRAM with Multi-Sized sense amplifier redundancy. Solid-State Circuits, IEEE Journal, vol.46, issue.10, pp.2416-2430, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00995748

S. Clerc, A 65nm SRAM achieving 250mV retention and 350mV, 1MHz, 55fJ/bit access energy, with bit-interleaved radiation Soft Error tolerance, 2012 Proceedings of the ESSCIRC (ESSCIRC), pp.313-316, 2012.
DOI : 10.1109/ESSCIRC.2012.6341317

B. Rooseleer and W. Dehaene, A 40 nm, 454MHz 114 fJ/bit area-efficient SRAM memory with integrated charge pump, 2013 Proceedings of the ESSCIRC (ESSCIRC), pp.201-204, 2013.
DOI : 10.1109/ESSCIRC.2013.6649107

Y. Ren and T. G. Noll, An accurate power estimation model for low-power hierarchical-architecture SRAMs, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), pp.144-149, 2013.
DOI : 10.1109/VLSI-SoC.2013.6673266

Y. Ren, Low power 6T-SRAM with tree address decoder using a new equalizer precharge scheme, 2012 IEEE International SOC Conference, pp.224-229, 2012.
DOI : 10.1109/SOCC.2012.6398352

N. Muralimanohar, CACTI 6.0: A tool to model large caches, 2009.

X. Liang, Architectural power models for sram and cam structures based on hybrid analytical/empirical techniques, Computer-Aided Design IEEE/ACM International Conference on, pp.824-830, 2007.

M. Q. Do, Leakage-Conscious Architecture-Level Power Estimation for Partitioned and Power-Gated SRAM Arrays, 8th International Symposium on Quality Electronic Design (ISQED'07), pp.185-191, 2007.
DOI : 10.1109/ISQED.2007.97

E. Donkoh, A hybrid and adaptive model for predicting register file and SRAM power using a reference design, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.62-67, 2012.
DOI : 10.1145/2228360.2228373

L. Sun, Low Power and Robust Binary Tree SRAM Design for Embedded Systems, 2013 International Symposium on Electronic System Design, pp.87-92, 2013.
DOI : 10.1109/ISED.2013.24