M. Agrawal, K. Konolige, and M. Blas, CenSurE: Center Surround Extremas for Realtime Feature Detection and Matching, Lecture Notes in Computer Science, vol.5305, pp.102-115, 2008.
DOI : 10.1007/978-3-540-88693-8_8

T. Akenine-möller, E. Haines, and N. Hoffman, Real-Time Rendering, 2008.

A. Alahi, R. Ortiz, and P. Vandergheynst, FREAK: Fast Retina Keypoint, 2012 IEEE Conference on Computer Vision and Pattern Recognition, pp.510-517, 2012.
DOI : 10.1109/CVPR.2012.6247715

H. Bay, T. Tuytelaars, and L. Van-gool, SURF: Speeded Up Robust Features, Lecture Notes in Computer Science, vol.3951, pp.404-417, 2006.
DOI : 10.1007/11744023_32

V. Bonato, E. Marques, and G. Constantinides, A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection, IEEE Transactions on Circuits and Systems for Video Technology, vol.18, issue.12, pp.1703-1712, 2008.
DOI : 10.1109/TCSVT.2008.2004936

D. Bouris, A. Nikitakis, and J. Walters, Fast and Efficient FPGA-Based Feature Detection Employing the SURF Algorithm, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, pp.3-10, 2010.
DOI : 10.1109/FCCM.2010.11

M. Calonder, V. Lepetit, and M. Ozuysal, BRIEF: Computing a Local Binary Descriptor Very Fast, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.34, issue.7, pp.1281-1298, 2012.
DOI : 10.1109/TPAMI.2011.222

M. Ebrahimi and W. Mayol-cuevas, SUSurE: Speeded Up Surround Extrema Feature Detector and Descriptor for Realtime Applications In: Workshop on Feature Detectors and Descriptors: The State Of The Art and Beyond, 2009.

R. Hartley and A. Zisserman, Multiple View Geometry, 2003.

H. Hirschmüller and D. Scharstein, Evaluation of Cost Functions for Stereo Matching, 2007 IEEE Conference on Computer Vision and Pattern Recognition, pp.1-8, 2007.
DOI : 10.1109/CVPR.2007.383248

D. Jeon, Y. Kim, and I. Lee, A 470 mV 2.7 mW Feature Extraction-Accelerator for Micro-Autonomous Vehicle Navigation in 28 nm CMOS. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.166-167, 2013.

S. Leutenegger, M. Chli, and R. Siegwart, BRISK: Binary Robust invariant scalable keypoints, 2011 International Conference on Computer Vision, pp.2548-2555, 2011.
DOI : 10.1109/ICCV.2011.6126542

D. Lowe, Distinctive Image Features from Scale-Invariant Keypoints, International Journal of Computer Vision, vol.60, issue.2, pp.91-110, 2004.
DOI : 10.1023/B:VISI.0000029664.99615.94

K. Mikolajczyk and C. Schmid, A Performance Evaluation of Local Descriptors, IEEE transactions on Pattern Analysis and Machine Intelligence, pp.1615-1630, 2005.
URL : https://hal.archives-ouvertes.fr/inria-00548227

J. S. Park, H. E. Kim, and L. S. Kim, A 182 mW 94.3 f/s in Full HD Pattern-Matching Based Image Recognition Accelerator for an Embedded Vision System in 0.13-<formula formulatype="inline"><tex Notation="TeX">$\mu{\rm m}$</tex></formula> CMOS Technology, IEEE Transactions on Circuits and Systems for Video Technology, vol.23, issue.5, pp.832-845, 2013.
DOI : 10.1109/TCSVT.2012.2223873

E. Rosten, R. Porter, and T. Drummond, Faster and Better: A Machine Learning Approach to Corner Detection, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.32, issue.1, pp.105-119, 2010.
DOI : 10.1109/TPAMI.2008.275

M. Schaeferling and G. Kiefer, Object Recognition on a Chip: A Complete SURF-Based System on a Single FPGA, 2011 International Conference on Reconfigurable Computing and FPGAs, pp.49-54, 2011.
DOI : 10.1109/ReConFig.2011.65

M. Schaffner, P. Hager, and L. Cavigelli, A real-time 720p feature extraction core based on Semantic Kernels Binarized, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), pp.27-32, 2013.
DOI : 10.1109/VLSI-SoC.2013.6673240

D. Scharstein and R. Szeliski, High-accuracy stereo depth maps using structured light, 2003 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 2003. Proceedings., p.195, 2003.
DOI : 10.1109/CVPR.2003.1211354

T. Sledevic and A. Serackis, SURF algorithm implementation on FPGA, 2012 13th Biennial Baltic Electronics Conference, pp.291-294, 2012.
DOI : 10.1109/BEC.2012.6376874

N. Stefanoski, O. Wang, and M. Lang, Automatic View Synthesis by Image-Domain-Warping, IEEE Transactions on Image Processing, vol.22, issue.9, pp.3329-3341, 2013.
DOI : 10.1109/TIP.2013.2264817

J. Svab, T. Krajnik, and J. Faigl, FPGA based Speeded Up Robust Features, 2009 IEEE International Conference on Technologies for Practical Robot Applications, pp.35-41, 2009.
DOI : 10.1109/TEPRA.2009.5339646

P. Viola and M. Jones, Rapid object detection using a boosted cascade of simple features, Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition. CVPR 2001, pp.511-518, 2001.
DOI : 10.1109/CVPR.2001.990517

J. Wang, S. Zhong, and L. Yan, An Embedded System-on-Chip Architecture for Real-time Visual Detection and Matching, IEEE Transactions on Circuits and Systems for Video Technology, vol.24, issue.3, pp.525-538, 2014.
DOI : 10.1109/TCSVT.2013.2280040

F. Zilly, C. Riechert, and P. Eisert, Semantic Kernels Binarized - A Feature Descriptor for Fast and Robust Matching, 2011 Conference for Visual Media Production, pp.39-48, 2011.
DOI : 10.1109/CVMP.2011.11