Dynamic Programming-Based Lifetime Reliability Optimization in Networks-on-Chip

Abstract : Technology scaling leads to the reliability issue as a primary concern in Networks-on-Chip (NoC) design. Due to routing algorithms, some routers may age much faster than others, which become a bottleneck for system lifetime. In this chapter, lifetime is modeled as a resource consumed over time. A metric lifetime budget is associated with each router, indicating the maximum allowed workload for current period. Since the heterogeneity in router lifetime reliability has strong correlation with the routing algorithm, we define a problem to optimize the lifetime by routing packets along the path with maximum lifetime budgets. A dynamic programming-based lifetime-aware routing algorithm is proposed to optimize the lifetime distribution of routers. The dynamic programming network approach is employed to solve this problem with linear complexity. The experimental results show that the lifetime-aware routing has around 20 %, 45 %, 55 % minimal MTTF improvement than XY routing, NoP routing, and Oddeven routing, respectively.
Type de document :
Communication dans un congrès
Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.1-20, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_1〉
Liste complète des métadonnées

Littérature citée [34 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01383724
Contributeur : Hal Ifip <>
Soumis le : mercredi 19 octobre 2016 - 10:45:24
Dernière modification le : mercredi 3 janvier 2018 - 11:34:25

Fichier

371768_1_En_1_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Liang Wang, Xiaohang Wang, Terrence Mak. Dynamic Programming-Based Lifetime Reliability Optimization in Networks-on-Chip. Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.1-20, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_1〉. 〈hal-01383724〉

Partager

Métriques

Consultations de la notice

88

Téléchargements de fichiers

9