Efficient Utilization of Test Elevators to Reduce Test Time in 3D-ICs

Abstract : Three Dimensional Integrated Circuits are an important new paradigm in which different dies are stacked atop one another, and interconnected by Through Silicon Vias (TSVs). Testing 3D-ICs poses additional challenges because of the need to transfer data to the non-bottom layers and the limited number of TSVs available in the 3D-ICs for the data transfer. A novel test compression technique is proposed that introduces the ability to share tester data across layers using daisy-chained decompressors. This improves the encoding of test patterns substantially, thereby reducing the amount of test data required to be stored on the external tester. In addition, an inter-layer serialization technique is proposed, which further reduces the number of TSVs required, using simple hardware to serialize and deserialize the test data. Experimental results are presented demonstrating the efficiency of the technique proposed.
Type de document :
Communication dans un congrès
Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.21-38, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_2〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01383725
Contributeur : Hal Ifip <>
Soumis le : mercredi 19 octobre 2016 - 10:45:51
Dernière modification le : mercredi 3 janvier 2018 - 11:34:25

Fichier

371768_1_En_2_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Sreenivaas Muthyala, Nur Touba. Efficient Utilization of Test Elevators to Reduce Test Time in 3D-ICs. Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.21-38, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_2〉. 〈hal-01383725〉

Partager

Métriques

Consultations de la notice

44

Téléchargements de fichiers

3