S. Hamdioui, M. Taouil, J. Janicki, M. Kassab, G. Mrugalski et al., Yield Improvement and Test Cost Optimization for 3D Stacked ICs EDT Bandwidth Management in SoC Designs, Proc. of Asian Test Symposium (ATS), pp.480-485, 2011.

A. Khoche, E. Volkerink, J. Rivoir, S. Mitra, A. B. Kinsman et al., Test vector compression using EDA-ATE synergies Time-Multiplexed Compressed Test of SOC Designs, Proc. of VLSI Test Symposium, pp.97-102, 2002.

B. Könemann, LFSR-Coded Test Patterns for Scan Designs, Proc. of European Test Conference, pp.237-242, 1991.

C. Barnhart, B. Keller, T. Snethen, O. Farnsworth, and D. Wheater, A SmartBIST Variant with Guaranteed Encoding, Proc. of Asian Test Symposium, pp.325-330, 2001.

C. V. Krishna, N. A. Touba, K. Chakrabarty, and T. M. Mak, Test Vector Encoding Using Partial LFSR Reseeding Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count contraint, Proc. of International Test Conference Proc. IEEE International Conference on Computer-Aided Design, pp.885-893, 2001.

. L. Jiang, . Q. Xu, K. Chakrabarty, and T. M. Mak, Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.20, issue.9, pp.1621-1633, 2012.
DOI : 10.1109/TVLSI.2011.2160410

A. Larsson, E. Larsson, K. Chakrabarty, P. Eles, and N. A. Touba, Zebo Peng Test Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns Unified 3D test architecture for variable test data bandwidth across pre-bond, partial stack, and post-bond test, Proc. of Design, Automation and Test in Europe Proc. of Defect and Fault Tolerance Symposium, pp.188-193, 2008.

D. L. Lewis and H. S. Lee, Testing Circuit-Partitioned 3D IC Designs, 2009 IEEE Computer Society Annual Symposium on VLSI, pp.139-144, 2009.
DOI : 10.1109/ISVLSI.2009.48

C. Lo, Y. Hsing, L. Denq, and C. Wu, SOC Test Architecture and Method for 3-D ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.29, issue.10, pp.1645-1649, 2010.
DOI : 10.1109/TCAD.2010.2051732

E. J. Marinissen, Y. Zorian, E. J. Marinissen, J. Verbree, M. Konijnenburg et al., A Structured and Scalable Test Access Architecture for TSV-Based 3D Stacked ICs Improving Test Compression by Retaining Non- Pivot Free Variables in Sequential Linear Decompressors SOC test compression scheme using sequential linear decompressors with retained free variables Reducing Test Time for 3D-ICs by Improved Utilization of Test Elevators Test-wrapper optimization for embedded cores in TSVbased three-dimensional SOCs Testarchitecture optimization for TSV-based 3D stacked ICs, Testing 3D Chips Containing Through-Silicon Vias Proc. of International Test Conference Proc. of VLSI Test Symposium Proc. of International Test Conference, Paper 9.1 Proc. of VLSI Test Symposium Proc. of International Conference on Very Large Scale Integration (VLSI-SoC), 2014 [Noia 09] Noia International Conference on Computer DesignNoia 10] Noia Three Dimensional Integrated Circuits and the Future of System-on-Chip Designs Proc. of the IEEE, pp.1-6, 2006.

J. Rajski, J. Tyszer, M. Kassab, and N. N. Mukherjee, Embedded Deterministic Test Survey of Test Vector Compression Techniques, IEEE Trans. on Computer-Aided Design IEEE Design & Test Magazine, vol.23, issue.23 4, pp.1306-1320, 2004.

K. S. Abdel-hafez, S. Wu, K. S. Abdel-hafez, X. Wen, B. Sheu et al., VirtualScan: a new compressed scan technology for test cost reduction UltraScan: using time-division demultiplexing/multiplexing (TDDM/TDM) with VirtualScan for test cost reduction, Proc. of International Test Conference Proc. of International Test Conference, pp.916-925, 2004.

P. Falkenstern and Y. Xie, Scan Chain Design for Three-dimensional Integrated Circuits (3D ICs), Proc. International Conference on Computer Design (ICCD), pp.212-218, 2008.

X. Wu, Y. Chen, K. Chakrabarty, and Y. Xie, Test-access mechanism optimization for core-based three-dimensional SOCs, Proc. of International Conference on Computer Design, pp.212-218, 2008.

Q. Xu and N. Nicolici, Resource-constrained system-on-a-chip test: a survey, IEE Proc. Computers & Digital Techniques, pp.67-81, 2005.
DOI : 10.1049/ip-cdt:20045019