Y. Shin, K. Shin, P. Kenkare, R. Kashyap, H. J. Lee et al., 28nm high-K metal gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor, 2013 International SoC Design Conference (ISOCC), pp.154-155, 2013.
DOI : 10.1109/ISOCC.2013.6864006

T. Singh, J. Bell, and S. Southard, Jaguar: A next-generation low-power x86-64 core, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.52-53, 2013.
DOI : 10.1109/ISSCC.2013.6487633

K. Xu and C. S. Choy, Low-power H.264/AVC baseline decoder for portable applications, Proceedings of the 2007 international symposium on Low power electronics and design, ISLPED '07, pp.256-261, 2007.
DOI : 10.1145/1283780.1283835

M. R. Guthaus, G. Wilke, and R. Reis, Revisiting automated physical synthesis of high-performance clock networks, ACM Transactions on Design Automation of Electronic Systems, vol.18, issue.2, pp.1-3127, 2013.
DOI : 10.1145/2442087.2442102

D. Chinnery, High performance and low power design techniques for ASIC and custom in nanometer technologies, Proceedings of the 2013 ACM international symposium on International symposium on physical design, ISPD '13, pp.25-32, 2013.
DOI : 10.1145/2451916.2451923

S. Shim, M. Mo, S. Kim, and Y. Shin, Analysis and minimization of short-circuit current in mesh clock network, 2013 IEEE 31st International Conference on Computer Design (ICCD), pp.459-462, 2013.
DOI : 10.1109/ICCD.2013.6657082

J. Ezroni, Advanced dynamic power reduction techniques: XOR self-gating, 2011.

A. Rajaram and D. Z. Pan, MeshWorks: A Comprehensive Framework for Optimized Clock Mesh Network Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.29, issue.12, pp.1945-1958, 2010.
DOI : 10.1109/TCAD.2010.2061130

J. Lu, X. Mao, and B. Taskin, Integrated Clock Mesh Synthesis With Incremental Register Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, issue.2, pp.217-227, 2012.
DOI : 10.1109/TCAD.2011.2173491

M. R. Guthaus, G. Wilke, and R. Reis, Non-uniform clock mesh optimization with linear programming buffer insertion, Proceedings of the 47th Design Automation Conference on, DAC '10, pp.74-79, 2010.
DOI : 10.1145/1837274.1837295

J. Lu, X. Mao, and B. Taskin, Clock mesh synthesis with gated local trees and activity driven register clustering, Proceedings of the International Conference on Computer-Aided Design, ICCAD '12, pp.691-697, 2012.
DOI : 10.1145/2429384.2429536

G. R. Wilke, Design and Analysis of "Tree+Local Meshes" Clock Architecture, 8th International Symposium on Quality Electronic Design (ISQED'07), pp.165-170, 2007.
DOI : 10.1109/ISQED.2007.56

J. Jung, D. Lee, and Y. Shin, Design and optimization of multiple-mesh clock network, Proc. Int. Conf. on VLSI and System-on-Chip, pp.171-176, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01383727