Leakage current reduction in cmos vlsi circuits by input vector control. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.12, issue.2, pp.140-154, 2004. ,
Interval arithmetic based input vector control for rtl subthreshold leakage minimization, VLSI and System-on-Chip (VLSI-SoC) 2012 IEEE/IFIP 20th International Conference on, pp.141-146, 2012. ,
Self similarity and interval arithmetic based leakage optimization in rtl datapaths, Very Large Scale Integration (VLSI-SoC), 2014 22nd International Conference on, pp.1-6, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01383729
A gate-level leakage power reduction method for ultra-lowpower cmos circuits, Proceedings of the CICC, pp.475-478, 1997. ,
A combined gate replacement and input vector control approach for leakage current reduction. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.14, issue.2, pp.173-182, 2006. ,
Exact and heuristic approaches to input vector control for leakage power reduction. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.25, issue.11, pp.2564-2571, 2006. ,
Faster power estimation of CMOS designs using vector compaction-a fractal approach, IEEE Transactions on Systems, Man and Cybernetics, Part B (Cybernetics), vol.33, issue.3, pp.476-488, 2003. ,
DOI : 10.1109/TSMCB.2003.810954
Statistical analysis and stochastic modeling of self-similar data traffic, Proc. 14th International Teletraffic Congress, pp.319-328, 1994. ,
Wikimedia commons ,
Wikimedia commons ,
Network traffic self similarity measurements using classifier based Hurst parameter estimation, 2010 Fifth International Conference on Information and Automation for Sustainability, pp.64-69, 2010. ,
DOI : 10.1109/ICIAFS.2010.5715636
Hurst exponent and financial market predictability, Proceedings of the 2nd IASTED international conference on Financial Engineering and Applications, pp.203-209, 2004. ,
Fractal Geometry: Mathematical Foundations and Applications. 2 edn, 2003. ,
Methods and applications of interval analysis, Siam, 1979. ,
DOI : 10.1137/1.9781611970906
Asu predictive technology model website ,
New generation of predictive technology model for sub-45nm design exploration, ISQED '06. 7th International Symposium on, p.590, 2006. ,
New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration, IEEE Transactions on Electron Devices, vol.53, issue.11, pp.2816-2823, 2006. ,
DOI : 10.1109/TED.2006.884077
A monte carlo approach for maximum power estimation based on extreme value theory. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.21, issue.4, pp.415-432, 2002. ,
Maximum power estimation using the limiting distributions of extreme order statistics, Proceedings of the 35th annual conference on Design automation conference , DAC '98, pp.684-689, 1998. ,
DOI : 10.1145/277044.277217